Université d'Ottawa
Faculté de génie

École de science informatique
et de génie électrique

uOttawa
L'Université canadienne
Canada's university

University of Ottawa
Faculty of Engineering

School of Electrical Engineering
and Computer Science

Lab 2

3-Input Priority Encoder

Prepared for:

ELG 4137 - Principles & Application of VLSI Design

February 25, 2022

By:

Josh Burelle - 300019344

Nima Mehrjoo - 300027431

Prelab: K-map logical expression and verilog 1-bit comparator

K-map and logical expression

-> 3-bit Priority encoder truth table.

E2	E1	E0	P1	P0
1	X	X	0	1
0	1	X	1	0
0	0	1	1	1
0	0	0	0	0

-> K-map of truth table

P1

E2 \ E1 E0	00	01	10	11
0	0	1	1	1
1	0	0	0	0

P0

E2 \ E1 E0	00	01	10	11
0	0	1	0	0
1	1	1	1	1

-> Logical expressions from K-map

$P1 = E2'E0 + E2'E1 = E2'(E1 + E0)$

$P0 = E'E0 + E2$

Part II

-> 1-bit comparator truth table

A	B	A<B	A>B	A=B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

-> K-map from truth table

A<B

B \ A	0	1
0	0	1
1	0	0

A>B

B \ A	0	1
0	1	0
1	0	1

A=B

B \ A	0	1
0	0	0
1	1	0

$A<B = A'B$

$A>B = AB'$

$A=B = A'B' + AB$

1-Bit Comparator Verilog Code

comp_ab.v

```
1  module comp_ab (a, b, L, E,G);
2     input a, b; output L, E, G;
3     wire s1, s2;
4     not X1(s1, a);
5     not X2 (s2, b);
6     and X3 (L,s1, b);
7     and X4 (G,s2, a);
8     xnor X5 (E, a, b);
9  endmodule
```

Part 1: Design of Priority Encoder

A priority encoder converts the 3-bit input into a binary (2-bit) representation. The output of the encoder takes the most significant active input and all other lower inputs are ignored.

3-Bit Priority Encoder Model



3-Bit Priority Encoder Verilog Program

Encoder_Verilog_1.v — Compilation Report - Encoder_verilog_1

```
1   module Encoder(P0,P1,E0,E1,E2);
2
3      input E2,E1,E0;
4      output P1,P0;
5      wire E2n,E2nn,nand2out,nand2outn,nand3out,nand3outn;
6      not(E2n,E2);
7      not(E2nn,E2n);
8      nand(nand2out,E2n,E1);
9      not(nand2outn,nand2out);
10     nand(nand3out,nand2out,E2n,E0);
11     not(nand3outn,nand3out);
12     or(P1,nand2oun,nand3outn);
13     or(P0,E2nn,nand3outn);
14
15
16  endmodule
```

3-Bit Priority Encoder Waveform



After simulation of the 3-bit priority encoder all results were accurate with what was expected. Looking at the waveform above, depending on whether E2, E1 and E0 are high or low, P0 and P1 change accordingly. When E0 is high, P1P0 is equal to 11, when E1 is high P1P0 is equal to 10 and when E2 is high, P1P0 is 01.

Part 2: Design of an N-bit Comparator

A N-bit comparator compares two N-bit numbers and evaluates whether the numbers are equal to one another or if one is larger than the other.

To develop a 4-bit comparator, a 1-bit comparator is designed first and then converted into a block representation. Combining four of these logic circuits to produce the 4-bit comparator.



4-bit Comparator Model



4-bit Comparator Verilog Program





4-bit Comparator Waveform



After simulation of the 4-bit comparator all results were accurate with what was expected. Looking at the waveform diagram above it is clear when A is greater than B, AGB is active. When A is less than B, ALB is active and when A is equal to B, AEB is active.