

ES204 Digital Systems LAB Assignment - 1

Indian Institute of Technology, Gandhinagar
January 9, 2024
Time & Venue: Tuesday 8:30-9:50am [7/108]

Submission deadline: Jan 9, 2024 (9:50 am)
Marks : 20

For each of the questions, write a Verilog code. You also need to create a **testbench** and show the simulation results.

1. **[20 Marks]** Implement the following function using

- (a) Structural code
- (b) continuous assignment

$$f(a, b, c, d) = \sum m(0, 2, 5, 9, 11, 13, 15)$$

Question a.

Structural Code :

```
`timescale 1ns / 1ps
```

```
////////////////////////////////////////////////////////////////
```

```
// Company:
```

```
// Engineer:
```

```
//
```

```
// Create Date: 09.01.2024 03:35:43
```

```
// Design Name:
```

```
// Module Name: function1
```

```
// Project Name:
```

```
// Target Devices:
```

```
// Tool Versions:
```

```
// Description:
```

```
//
```

```
// Dependencies:
```

```
//
```

```
// Revision:
```

```
// Revision 0.01 - File Created
```

```

// Additional Comments:
//
////////////////////////////////////////////////////////////////
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 09.01.2024 03:22:10
// Design Name:
// Module Name: function_1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////

```

```

module function1(
    input a,
    input b,
    input c,
    input d,
    output OUT
);

```

```

    not a1(f,a);
    not a2(g, b);
    not a3(h, c);
    not a4(i, d);
    and a5(j, a, d);
    and a6(k, f, g, i);
    and a7(l, b, h, d);
    or a8( OUT, j, k, l);
endmodule

```


project_1 - [C:/Users/student/Documents/Nimit_Days/project_1/project_1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access Ready

Flow Navigator PROJECT MANAGER - project_1

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - function1 (function1.v)
- Constraints
- Simulation Sources (4)
 - sim_1 (4)
 - function_tb (function_tb.v) (1)

Hierarchy Libraries Compile Order

Source File Properties

function1.v

Enabled

Location: C:/Users/student/Documents/Nimit_Days/project_1/project_1.srcs/s

Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2)

Project Summary function_tb.v function1.v

C:/Users/student/Documents/Nimit_Days/project_1/project_1.srcs/sources_1/new/function1.v

```

34 // Dependencies:
35 //
36 // Revision:
37 // Revision 0.01 - File Created
38 // Additional Comments:
39 //
40 ///////////////////////////////////////////////////////////////////
41
42
43
44 module function1(
45     input a,
46     input b,
47     input c,
48     input d,
49     output OUT
50 );
51
52 not a1(f,a);
53 not a2(g, b);

```

44:1 Insert Verilog

25°C Mostly sunny 04:14 09-01-2024

project_1 - [C:/Users/student/Documents/Nimit_Days/project_1/project_1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access Ready

Flow Navigator PROJECT MANAGER - project_1

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - function1 (function1.v)
- Constraints
- Simulation Sources (4)
 - sim_1 (4)
 - function_tb (function_tb.v) (1)

Hierarchy Libraries Compile Order

Source File Properties

function1.v

Enabled

Location: C:/Users/student/Documents/Nimit_Days/project_1/project_1.srcs/s

Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2)

Project Summary function_tb.v function1.v

C:/Users/student/Documents/Nimit_Days/project_1/project_1.srcs/sources_1/new/function1.v

```

42
43
44 module function1(
45     input a,
46     input b,
47     input c,
48     input d,
49     output OUT
50 );
51
52 not a1(f,a);
53 not a2(g, b);
54 not a3(h, c);
55 not a4(i, d);
56 and a5(i, a, d);
57 and a6(k, f, g, i);
58 and a7(l, b, h, d);
59 or a8 ( OUT, j, k, l);
60 endmodule
61

```

44:1 Insert Verilog

25°C Mostly sunny 04:14 09-01-2024

project_1 - [C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Ready

Default Layout

Flow Navigator PROJECT MANAGER - project_1

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

Design Sources (1)

- function1 (function1.v)

Constraints

Simulation Sources (4)

- sim_1 (4)
 - function_tb (function_tb.v) (1)

Hierarchy Libraries Compile Order

Source File Properties

function1.v

Enabled

Location: C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srcs/s

Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2)

Project Summary function_tb.v function1.v

C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srcs/sim_1/newfunction_tb.v

```
22
23
24 module function_tb();
25   reg a,b,c,d;
26   wire OUT;
27
28   functional uut(a,b,c,d, OUT);
29
30   initial
31   begin
32     a = 0; b = 0; c = 0; d = 0;
33     #10;
34     a = 0; b = 0; c = 0; d = 1;
35     #10;
36     a = 0; b = 0; c = 1; d = 0;
37     #10;
38     a = 0; b = 0; c = 1; d = 1;
39     #10;
40     a = 0; b = 1; c = 0; d = 0;
41     #10;
```

10:20 Insert Verilog

25°C Mostly sunny 04:14 09-01-2024

project_1 - [C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Ready

Flow Navigator PROJECT MANAGER - project_1

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - function1 (function1.v)
- Constraints
- Simulation Sources (4)
 - sim_1 (4)
 - function_tb (function_tb.v) (1)

Hierarchy Libraries Compile Order

Source File Properties

function1.v

Enabled

Location: C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srsc/s

Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2)

Project Summary function_tb.v function1.v

C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srsc/sim_1/newfunction_tb.v

```

50 #10;
51 a = 1; b = 0; c = 0; d = 1;
52 #10;
53 a = 1; b = 0; c = 1; d = 0;
54 #10;
55 a = 1; b = 0; c = 1; d = 1;
56 #10;
57
58 a = 1; b = 1; c = 0; d = 0;
59 #10;
60 a = 1; b = 1; c = 0; d = 1;
61 #10;
62 a = 1; b = 1; c = 1; d = 0;
63 #10;
64 a = 1; b = 1; c = 1; d = 1;
65 #10;
66 $finish();
67 end
68 endmodule
  
```

10:20 Insert Verilog

25°C Mostly sunny 04:15 09-01-2024

project_1 - [C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Ready

Flow Navigator PROJECT MANAGER - project_1

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - function1 (function1.v)
- Constraints
- Simulation Sources (4)
 - sim_1 (4)
 - function_tb (function_tb.v) (1)

Hierarchy Libraries Compile Order

Source File Properties

function1.v

Enabled

Location: C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srsc/s

Type: Verilog

General Properties

Tcl Console Messages Log Reports Design Runs

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2)

Project Summary function_tb.v function1.v


C:/Users/student/Documents/Nimit_Dsys/project_1/project_1.srsc/sim_1/newfunction_tb.v

```

50 #10;
51 a = 1; b = 0; c = 0; d = 1;
52 #10;
53 a = 1; b = 0; c = 1; d = 0;
54 #10;
55 a = 1; b = 0; c = 1; d = 1;
56 #10;
57
58 a = 1; b = 1; c = 0; d = 0;
59 #10;
60 a = 1; b = 1; c = 0; d = 1;
61 #10;
62 a = 1; b = 1; c = 1; d = 0;
63 #10;
64 a = 1; b = 1; c = 1; d = 1;
65 #10;
66 $finish();
67 end
68 endmodule
  
```

10:20 Insert Verilog

25°C Mostly sunny 04:15 09-01-2024



Question B

function1_continuous.v - [C:/Users/student/Documents/Nimit_Days/function1_continuous.v/function1_continuous.v.xpr] - Vivado 2019.2

File Edit Flow Tools Reports Window Layout View Help Q: Quick Access

Flow Navigator PROJECT MANAGER - function1_continuous.v

Project Summary x funct1_contl.v x funct1_contl_tb.v x

C:/Users/student/Documents/Nimit_Days/function1_continuous.v/function1_continuous.v/srcs/sources_1/new/funct1_contl.v

```

1 //timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09.01.2024 04:06:01
7 // Design Name:
8 // Module Name: funct1_contl
9 // Project Name:
10 // Target Device:
11 // Tool Versions:
12 // Description:
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //
20 //////////////////////////////////////
21
22
23 module funct1_contl(
24     input a,
25     input b,
26     input c,
27     input d,
28     output OUT
29 );
30 assign OUT = ((a & d) | (~a & ~b & ~d) | (b & ~c & d));
31 endmodule

```

Tcl Console Messages Log Reports Design Runs

31.10 Insert Verilog

Closed road on NH14...

04:25 09-01-2024