## ES204 Digital Systems LAB Assignment - 1

Indian Institute of Technology, Gandhinagar January 9, 2024 Time & Venue: Tuesday 8:30-9:50am [7/108]

Submission deadline: Jan 9, 2024 (9:50 am) Marks : 20


For each of the questions, write a Verilog code. You also need to create a **testbench** and show the simulation results.


- 1. [20 Marks] Implement the following function using
  - (a) Structural code
  - (b) continuous assignment


 $f(a,b,c,d) = \sum m(0,2,5,9,11,13,15)$ 


```
Question a.
Srucutral Code:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 09.01.2024 03:35:43
// Design Name:
// Module Name: function1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
```

```
// Additional Comments:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 09.01.2024 03:22:10
// Design Name:
// Module Name: function_1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module function1(
  input a,
  input b,
  input c,
  input d,
  output OUT
  );
not a1(f,a);
not a2(g, b);
not a3(h, c);
not a4(i, d);
and a5(j, a, d);
and a6(k, f, g, i);
and a7(l, b, h, d);
or a8( OUT, j, k, l);
endmodule
```









## Question B

