

## BAHRIA UNIVERSITY (KARACHI CAMPUS) FINAL EXAMINATION -SPRING SEMESTER - 2020

(Computer Organization and Assembly Language: CEN-323)

Class: 1	BS (CS)-3(A/B)	(Morning)
Course	Instructor: Aisha Danish	Time Allowed: 08 Hours
Date: 4	July-2020 Session: I	Max Marks: 50
Student	Enrolment #	
In addi	Attempt all questions in sequence tion to upload the solution on LMS, please also emain electricity and internet unavailability situation, is a 3G/4G connection as an alternative of Wifi/intern	t is suggested that keep your laptop charged. Also
Que	estion 1	[5+3]
(a)	Suppose you have to design a 32-bit instruction s	et architecture. Show the format of atleast
6 ins	structions. Specify the following fields (in number	r of bits) for each instruction that you will
desi	gn:	
Opc	eode	
Add	lressing mode	
Add	dresses (may be 0,1 or 2)	
You	are allowed to use any type of instruction for you	ır design purpose e.g. arithmetic, logical,
trans	sfer of control etc.	
<b>(b)</b>	With reference to the instruction set that you desi	gn, answer the following:
i.	How many total number of instructions can be	e present in your instruction set?
ii.	How many addressing modes you have used it	n your instructions?
iii.	How many positive integers can be stored in t	he address field that you have designed.
Que	estion 2	[3+3]
(a)	Use the Booth algorithm to multiply 20 (multiplied	eand) by 19 (multiplier), where each
num	aber is represented using 6 bits.	
<b>(b)</b>	Express the following numbers in IEEE 32-bit flo	pating-point format:
i	12	
ii	. 237	
Que	estion 3	[3+3]

(a) Briefly describe why Level 3 Cache was first introduced. In which processor it was implemented first? Show the complete organization of that system.

**(b)** The Intel Core i9 family of processors has a built in cache, identify which cache mapping technique is used in these processors. Elaborate the mapping technique with the help of diagram.

Question 4 [3+3]

- (a) List any five mobile device Operating Systems supported by 32-bit ARM architecture. Which one is most widely used and why?
- **(b)** With the help of diagram, show the abstraction of a network provided by an operating system.

Question 5 [3+3]

- (a) In MIMD processor architecture which one is best suited for enterprise server applications, shared memory or distributed memory? Justify your answer.
- **(b)** Elaborate the concept of context switching.

Question 6 [3+3]

(a) Assume a pipeline with four stages: fetch instruction (FI), decode instruction and calculate addresses (DA), fetch operand (FO), and execute (EX). Draw a diagram similar to Figure 1 for a sequence of 8 instructions, in which the fourth instruction is a branch that is taken and in which there are no data dependencies.

	_		Time	e	<b>→</b>									
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	co	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	со	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	co	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	co	FO	EI	wo

Timing Diagram for Instruction Pipeline Operation

## Figure 1

**(b)** How many number of pipeline stages are currently implemented in processors? Identify and list down any three processors and their respective number of pipeline stages.

Question 7 [6x2]

## Give short answers to the following questions:

i. What is the benefit of using biased representation for the exponent portion of a floating-point number?

- ii. Define Unified cache and split cache.
- iii. List five major applications of vector processors.
- iv. Why does x86 ISA has a segmented memory model?
- v. Differentiate between Failover and Failback in multiprocessor organization.
- vi. What is Assembler directive?