

UNIT-3 BASIC COMPUTER ORGANIZATION AND DESIGN

(REF. CH-6 MORRIS MANO EDITED 3RD ED.)

Gaurang Patel

OUTLINE

Instruction Codes

Computer Registers

Computer Instructions

Timing and Control

Instruction Cycle

Memory Reference Instructions

Input-Output and Interrupt

Complete Computer Description

Design of Basic Computer

Design of Accumulator Logic

INSTRUCTION CODES

The Internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its registers

The user of a computer can control the process by means of a program

A *program* is a set of instructions that specify the operations, operands, and the processing sequence

INSTRUCTION CODES^{CONT.}

A computer instruction is a binary code that specifies a sequence of micro-operations for the computer. Each computer has its unique instruction set

Instruction codes and data are stored in memory

The computer reads each instruction from memory and places it in a control register

The control unit interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of micro-operations

INSTRUCTION CODES^{CONT.}

An **Instruction code** is a group of bits that instructs the computer to perform a specific operation (sequence of microoperations). It is divided into parts (basic part is the operation part)


The **operation code** of an instruction is a group of bits that defines certain operations such as add, subtract, shift, and complement

INSTRUCTION CODES^{CONT.}

The number of bits required for the operation code depends on the total number of operations available in the computer

2^n (or little less) distinct operations \rightarrow n bit operation code

INSTRUCTION CODES^{CONT.}



INSTRUCTION CODES^{CONT.}

An operation must be performed on some data stored in processor registers or in memory

An instruction code must therefore specify not only the operation, but also the location of the operands (in registers or in the memory), and where the result will be stored (registers/memory)

INSTRUCTION CODES^{CONT.}

Operation is performed on data that is stored in some register or in Memory

Memory words can be specified in instruction codes by their address

Processor registers can be specified by assigning to the instruction another binary code of k bits that specifies one of 2^k registers

Each computer has its own particular instruction code format


Instruction code formats are conceived by computer designers who specify the architecture of the computer

INSTRUCTION CODES ^{CONT.}: STORED PROGRAM ORGANIZATION

An instruction code is usually divided into *operation code, operand address, addressing mode, etc.*

The simplest way to organize a computer is to have one processor register (accumulator AC) and an instruction code format with two parts (op code, address)

INSTRUCTION CODES ^{CONT.}: STORED PROGRAM ORGANIZATION




INSTRUCTION CODES : INDIRECT ADDRESS

There are three **Addressing Modes** used for address portion of the instruction code:

- Immediate: the operand is given in the address portion (constant)
- Direct: the address points to the operand stored in the memory
- Indirect: the address points to the pointer (another address) stored in the memory that references the operand in memory

One bit of the instruction code can be used to distinguish between direct & indirect addresses

INSTRUCTION CODES: INDIRECT ADDRESS CONT.



INSTRUCTION CODES: INDIRECT ADDRESS ^{CONT.}

Effective address: the address of the operand in a computation-type instruction or the target address in a branch-type instruction

The memory word that holds the address of the operand in an indirect address instruction is used as a pointer to an array of data

The pointer can be placed in a processor register instead of memory as done in commercial computers

COMPUTER REGISTERS

Computer instructions are normally stored in consecutive memory locations and executed sequentially one at a time

The control reads an instruction from a specific address in memory and executes it, and so on


This type of sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed

COMPUTER REGISTERS ^{CONT.}

It is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory

The computer needs processor registers for manipulating data and a register for holding a memory address

Registers in the Basic Computer



List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

COMMON BUS SYSTEM


The basic computer has:

- 8 registers
- 1 memory unit
- 1 control unit

Paths must be provided to transfer information from one register to another and between memory and registers

The number of wires are excessive if connections are made between the outputs of each register to the input to the each register

A more efficient way is to use a Common bus system



**Computer Registers
Common Bus System**

COMPUTER REGISTERS: COMMON BUS SYSTEM^{CONT.}


$S_2S_1S_0$: Selects the register/memory that would use the bus

LD (load): When enabled, the particular register receives the data from the bus during the next clock pulse transition

E (extended AC bit): flip-flop holds the carry

DR, AC, IR, and TR: have 16 bits each

AR and PC: have 12 bits each since they hold a memory address




COMPUTER REGISTERS: COMMON BUS SYSTEM^{CONT.}

When the contents of AR or PC are applied to the 16-bit common bus, the four most significant bits are set to zeros

When AR or PC receives information from the bus, only the 12 least significant bits are transferred into the register

INPR and OUTR: communicate with the eight least significant bits in the bus




COMPUTER REGISTERS: COMMON BUS SYSTEM^{CONT.}

INPR: Receives a character from the input device (keyboard,...etc) which is then transferred to AC

OUTR: Receives a character from AC and delivers it to an output device (say a Monitor)

Five registers have three control inputs: LD (load), INR (increment), and CLR (clear)

Register \equiv binary counter with parallel load and synchronous clear




COMPUTER REGISTERS: MEMORY ADDRESS

The input data and output data of the memory are connected to the common bus

But the memory address is connected to AR

Therefore, AR must always be used to specify a memory address

By using a single register for the address, we eliminate the need for an address bus that would have been needed otherwise




COMPUTER REGISTERS: MEMORY ADDRESS^{CONT.}

Register → Memory: Write operation

Memory → Register: Read operation
(note that AC cannot directly read from memory!!)

Note that the content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle




COMPUTER REGISTERS: MEMORY ADDRESS^{CONT.}

The inputs of the AC come from an added and logic circuit

The circuit has three sets of inputs

- One set of 16-bit input come from the outputs of AC, used to implement register microoperations like Shift AC or Complement AC
- Second set of 16-bit inputs come from the data register DR, used for arithmetic microoperations like add DR to AC or AND DR to AC. The result of addition is transferred to AC and the carry is transferred to E
- Third set of 8-bit inputs come from input register INPR




COMPUTER REGISTERS: MEMORY ADDRESS^{CONT.}

The transition at the end of the cycle transfers the content of the bus into the destination register, and the output of the adder and logic circuit into the AC

For example, the two microoperations

$DR \leftarrow AC$ and $AC \leftarrow DR$ (Exchange)

can be executed at the same time



COMPUTER REGISTERS: MEMORY ADDRESS^{CONT.}

This is done by:

1- place the contents of AC on the bus
($S_2S_1S_0=100$)


2- enabling the LD (load) input of DR

3- Transferring the contents of the DR through the adder and logic circuit into AC

4- enabling the LD (load) input of AC

All during the same clock cycle

The two transfers occur upon the arrival of the clock pulse transition at the end of the clock cycle



COMPUTER INSTRUCTIONS

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)



Register-Reference Instructions (OP-code = 111, I = 0)



Input-Output Instructions (OP-code = 111, I = 1)



BASIC COMPUTER INSTRUCTIONS

Symbol	Hex Code		Description
	I = 0	I = 1	
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive
SNA	7008		Skip next instr. if AC is negative
SZA	7004		Skip next instr. if AC is zero
SZE	7002		Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off

COMPUTER INSTRUCTIONS: INSTRUCTION SET COMPLETENESS

The set of instructions are said to be complete if the computer includes a sufficient number of instructions in each of the following categories:

- Arithmetic, logical, and shift instructions
- Instructions for moving information to and from memory and processor registers
- Program control instructions together with instructions that check status conditions
- Input & output instructions

TIMING & CONTROL

The timing for all registers in the basic computer is controlled by a master clock generator

The clock pulses are applied to all flip-flops and registers in the system, including the flip-flops and registers in the control unit

The clock pulses do not change the state of a register unless the register is enabled by a control signal (i.e., Load)

TIMING & CONTROL ^{CONT.}

The control signals are generated in the control unit and provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator

There are two major types of control organization:

- Hardwired control
- Microprogrammed control


TIMING & CONTROL ^{CONT.}

In the hardwired organization, the control logic is implemented with gates, flip-flops, decoders, and other digital circuits (require changes in wiring among the various components if the design has to be modified)

In the microprogrammed organization, the control information is stored in a control memory (if the design is modified, the microprogram in control memory has to be updated)

$D_3T_4: SC \leftarrow 0$


The Control Unit for the basic computer



Hardwired Control Organization

- Generated by 4-bit sequence counter and 4x16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$
Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.

$D_3 T_4: SC \leftarrow 0$



TIMING & CONTROL ^{CONT.}

A memory read or write cycle will be initiated with the rising edge of a timing signal

Assume: memory cycle time $<$ clock cycle time!

So, a memory read or write cycle initiated by a timing signal will be completed by the time the next clock goes through its positive edge

The clock transition will then be used to load the memory word into a register

The memory cycle time is usually longer than the processor clock cycle → wait cycles

TIMING & CONTROL ^{CONT.}

T_0 : $AR \leftarrow PC$

- Transfers the content of PC into AR if timing signal T_0 is active
- T_0 is active during an entire clock cycle interval
- During this time, the content of PC is placed onto the bus (with $S_2S_1S_0=010$) and the LD (load) input of AR is enabled
- The actual transfer does not occur until the end of the clock cycle when the clock goes through a positive transition
- This same positive clock transition increments the sequence counter SC from 0000 to 0001
- The next clock cycle has T_1 active and T_0 inactive

INSTRUCTION CYCLE

A program is a sequence of instructions stored in memory

The program is executed in the computer by going through a cycle for each instruction (in most cases)

Each instruction in turn is subdivided into a sequence of sub-cycles or phases

INSTRUCTION CYCLE ^{CONT.}

Instruction Cycle Phases:

- 1- Fetch an instruction from memory
- 2- Decode the instruction
- 3- Read the effective address from memory if the instruction has an indirect address
- 4- Execute the instruction

This cycle repeats indefinitely unless a HALT instruction is encountered

INSTRUCTION CYCLE: FETCH AND DECODE

Initially, the Program Counter (PC) is loaded with the address of the first instruction in the program

The sequence counter SC is cleared to 0, providing a decoded timing signal T_0

After each clock pulse, SC is incremented by one, so that the timing signals go through a sequence T_0, T_1, T_2 , and so on

INSTRUCTION CYCLE: FETCH AND DECODE^{CONT.}

- T_0 : $AR \leftarrow PC$ (this is essential!!)

The address of the instruction is moved to AR.

- T_1 : $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$

The instruction is fetched from the memory to IR ,
and the PC is incremented.

- T_2 : $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$

BC Instruction cycle: [Fetch Decode [Indirect] Execute]*

• Fetch and Decode

T0: $AR \leftarrow PC$ ($S_0S_1S_2=010$, $T_0=1$)

T1: $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$ ($S_0S_1S_2=111$, $T_1=1$)


T2: $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$

Fig. shows how first two register transfer statements are Executed.

To provide data path from PC to AR, we must apply timing signal T0 to achieve the following connection:

- 1) Place contents of PC onto the bus by making the bus selection inputs to 010.
- 2) Transfer the content of the bus to AR by enabling the LD input of AR

The next clock transition initiates the transfer from PC to AR since $T_0 = 1$



BC Instruction cycle: [Fetch Decode [Indirect] Execute]*

• Fetch and Decode

T0: $AR \leftarrow PC$ ($S_0S_1S_2=010$, $T_0=1$)


T1: $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$ ($S_0S_1S_2=111$, $T_1=1$)

T2: $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$


To implement the second statement, it is necessary to use timing signal T1 to provide the following connections:

- 1) Enable the Read input of the memory
- 2) Place the content of memory onto the bus by 111
- 3) Transfer the content of the bus to IR by enabling the LD input of IR
- 4) Increment PC by enabling the INR input of PC

The next clock transition initiates the read and increment operations since $T_1 = 1$



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: $AR \leftarrow M[AR]$
D'7I'T3: Nothing
D7I'T3: Execute a register-reference instr.
D7IT3: Execute an input-output instr.

REGISTER-REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1, I = 0$
- Register Ref. Instr. is specified in $B_0 \sim B_{11}$ of IR
- Execution starts with timing signal T_3

$r = D_7 I' T_3 \Rightarrow$ Register Reference Instruction
 $B_i = IR(i)$, $i=0,1,2,\dots,11$, the i th bit of IR.

	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4:$	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	$rB_3:$	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	$rB_2:$	if $(AC = 0)$ then $(PC \leftarrow PC+1)$
SZE	$rB_1:$	if $(E = 0)$ then $(PC \leftarrow PC+1)$
HLT	$rB_0:$	$S \leftarrow 0$ (S is a start-stop flip-flop) (restore the operation of the computer)

MEMORY-REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \wedge M[AR]$
ADD	D ₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D ₂	$AC \leftarrow M[AR]$
STA	D ₃	$M[AR] \leftarrow AC$
BUN	D ₄	$PC \leftarrow AR$
BSA	D ₅	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D ₆	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T₂ when I = 0, or during timing signal T₃ when I = 1
- Memory cycle is assumed to be short enough to be completed in a CPU cycle
- The execution of MR Instruction starts with T₄

AND to AC

D₀T₄: DR \leftarrow M[AR] Read operand

D₀T₅: AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

D₁T₄: DR \leftarrow M[AR] Read operand

D₁T₅: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

MEMORY-REFERENCE INSTRUCTIONS^{CONT.}

LDA: Load to AC

$D_2T_4: DR \leftarrow M[AR]$

$D_2T_5: AC \leftarrow DR, SC \leftarrow 0$

STA: Store AC

$D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0$


BUN: Branch Unconditionally

$D_4T_4: PC \leftarrow AR, SC \leftarrow 0$


BSA: Branch and Save Return Address

$M[AR] \leftarrow PC, PC \leftarrow AR + 1$

Memory, PC, AR at time T4



Memory, PC after execution



MEMORY-REFERENCE INSTRUCTIONS^{CONT.}

BSA: executed in a sequence of two micro-operations:

D₅T₄: $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

D₅T₅: $PC \leftarrow AR, SC \leftarrow 0$


ISZ: Increment and Skip-if-Zero

D₆T₄: $DR \leftarrow M[AR]$

D₆T₅: $DR \leftarrow DR + 1$

D₆T₆: $M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

Memory-reference instruction



INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION


Instructions and data stored in memory must come from some input device

Computational results must be transmitted to the user through some output device

For the system to communicate with an input device, serial information is shifted into the input register INPR

To output information, it is stored in the output register OUTR

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}



Input-Output Configuration

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}

INPR and OUTR communicate with a communication interface serially and with the AC in parallel. They hold an 8-bit alphanumeric information

I/O devices are slower than a computer system → we need to synchronize the timing rate difference between the input/output device and the computer.

FGI: 1-bit input flag (Flip-Flop) aimed to control the input operation

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}

FGI is set to 1 when a new information is available in the input device and is cleared to 0 when the information is accepted by the computer

FGO: 1-bit output flag used as a control flip-flop to control the output operation

If FGO is set to 1, then this means that the computer can send out the information from AC. If it is 0, then the output device is busy and the computer has to wait!

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}

The process of input information transfer:

- Initially, FGI is cleared to 0
- An 8-bit alphanumeric code is shifted into INPR (Keyboard key strike) and the input flag FGI is set to 1
- As long as the flag is set, the information in INPR cannot be changed by another data entry
- The computer checks the flag bit; if it is 1, the information from INPR is transferred in parallel into AC and FGI is cleared to 0

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}

- Once the flag is cleared, new information can be shifted into INPR by the input device (striking another key)

The process of outputting information:

- Initially, the output flag FGO is set to 1
- The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTF and FGO is cleared to 0
- The output accepts the coded information (prints the corresponding character)

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT CONFIGURATION^{CONT.}

- When the operation is completed, the output device sets FGO back to 1
- The computer does not load a new data information into OUTF when FGO is 0 because this condition indicates that the output device is busy to receive another information at the moment!!

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT INSTRUCTIONS

Needed for:

- Transferring information to and from AC register
- Checking the flag bits
- Controlling the interrupt facility

The control unit recognize it when $D_7=1$ and $I = 1$

The remaining bits of the instruction specify the particular operation

Executed with the clock transition associated with timing signal T_3

Input-Output instructions are summarized next

INPUT-OUTPUT AND INTERRUPT: INPUT-OUTPUT INSTRUCTIONS

$D_7IT_3 = p$
 $IR(i) = B_i, i = 6, \dots, 11$

INP	$pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	$pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output char. from AC
SKI	$pB_9: \text{if}(FGI = 1) \text{ then } (PC \leftarrow PC + 1)$	Skip on input flag
SKO	$pB_8: \text{if}(FGO = 1) \text{ then } (PC \leftarrow PC + 1)$	Skip on output flag
ION	$pB_7: IEN \leftarrow 1$	Interrupt enable on
IOF	$pB_6: IEN \leftarrow 0$	Interrupt enable off

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT

The process of communication just described is referred to as **Programmed Control Transfer**

The computer keeps checking the flag bit, and when it finds it set, it initiates an information transform (this is sometimes called **Polling**)

This type of transfer is in-efficient due to the difference of information flow rate between the computer and the I/O device

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

The computer is wasting time while checking the flag instead of doing some other useful processing task

An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer

This type of transfer uses the interrupt facility

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

While the computer is running a program, it does not check the flags

Instead:

- When a flag is set, the computer is immediately interrupted from proceeding with the current program

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

- The computer stops what it is doing to take care of the input or output transfer
- Then, it returns to the current program to continue what it was doing before the interrupt

The interrupt facility can be enabled or disabled via a flip-flop called IEN

The interrupt enable flip-flop IEN can be set and cleared with two instructions (IOF, ION):

- IOF: $IEN \leftarrow 0$ (the computer cannot be interrupted)
- ION: $IEN \leftarrow 1$ (the computer can be interrupted)

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

Another flip-flop (called the interrupt flip-flop **R**) is used in the computer's interrupt facility to decide when to go through the interrupt cycle

FGI and **FGO** are different here compared to the way they acted in an earlier discussion!!

So, the computer is either in an **Instruction Cycle** or in an **Interrupt Cycle**

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

The interrupt cycle is a hardware implementation of a branch and save return address operation (BSA)

The return address available in PC is stored in a specific location where it can be found later when the program returns to the instruction at which it was interrupted

This location may be a processor register, a memory stack, or a specific memory location


INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

For our computer, we choose the memory location at address 0 as a place for storing the return address

Control then inserts address 1 into PC: this means that the first instruction of the interrupt service routine should be stored in memory at address 1, or, the programmer must store a branch instruction that sends the control to an interrupt service routine!!

INPUT-OUTPUT AND INTERRUPT: PROGRAM

INTERRUPT^{CONT.}



Flowchart for interrupt cycle

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}


$IEN, R \leftarrow 0$: no more interruptions can occur until the interrupt request from the flag has been serviced

The service routine must end with an instruction that re-enables the interrupt ($IEN \leftarrow 1$) and an instruction to return to the instruction at which the interrupt occurred

The instruction that returns the control to the original program is "indirect BUN 0"

INPUT-OUTPUT AND INTERRUPT: PROGRAM INTERRUPT^{CONT.}

Example: the computer is interrupted during execution of the instruction at address 255



INPUT-OUTPUT AND INTERRUPT: INTERRUPT CYCLE

The interrupt cycle is initiated after the last execute phase if the interrupt flip-flop R is equal to 1

This flip-flop is set to 1 if $IEN = 1$ and either FGI or FGO are equal to 1

This can happen with any clock cycle except T0, T1 or T2 are active

The condition for setting flip-flop R to 1 can be expressed with the following register transfer statement:

- $T_0' T_1' T_2' (IEN) (FGI + FGO) : R \leftarrow 1$

INPUT-OUTPUT AND INTERRUPT: INTERRUPT CYCLE

We are modifying the Fetch and decode phase of the instruction cycle


The fetch and decode phases of the instruction cycle must be :

(Replace $T_0, T_1, T_2 \rightarrow R'T_0, R'T_1, R'T_2$ (fetch and decode phases occur at the instruction cycle when $R = 0$))

The interrupt cycle stores the return address(available in PC) into memory location 0, branches to memory location 1, and clears IEN, R and SC to 0.

Interrupt Cycle:

- $RT_0: AR \leftarrow 0, TR \leftarrow PC$
- $RT_1: M[AR] \leftarrow TR, PC \leftarrow 0$
- $RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$



**Register transfers for
the Interrupt Cycle**

COMPLETE COMPUTER DESCRIPTION




Fig 5-15

COMPLETE COMPUTER DESCRIPTION^{CONT.}

Fetch	R'T0:	$AR \leftarrow PC$
	R'T1:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T2:	$D0, \dots, D7 \leftarrow \text{Decode } IR(12 \sim 14), AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect	D7'IT3:	$AR \leftarrow M[AR]$
Interrupt:		
T0'T1'T2'(IEN)(FGI + FGO):	R	$R \leftarrow 1$
	RT0:	$AR \leftarrow 0, TR \leftarrow PC$
	RT1:	$M[AR] \leftarrow TR, PC \leftarrow 0$
	RT2:	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Memory-Reference:		
AND	D0T4:	$DR \leftarrow M[AR]$
	D0T5:	$AC \leftarrow AC . DR, SC \leftarrow 0$
ADD	D1T4:	$DR \leftarrow M[AR]$
	D1T5:	$AC \leftarrow AC + DR, E \leftarrow \text{Cout}, SC \leftarrow 0$
LDA	D2T4:	$DR \leftarrow M[AR]$
	D2T5:	$AC \leftarrow DR, SC \leftarrow 0$
STA	D3T4:	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D4T4:	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D5T4:	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	D5T5:	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D6T4:	$DR \leftarrow M[AR]$
	D6T5:	$DR \leftarrow DR + 1$
	D6T6:	$M[AR] \leftarrow DR, \text{if}(DR=0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

COMPLETE COMPUTER DESCRIPTION^{CONT.}

Register-Reference:

	D7I'T3 = r	(Common to all register-reference instructions)
	IR(i) = Bi	(i = 0,1,2, ..., 11)
	r:	SC \leftarrow 0
CLA	rB11:	AC \leftarrow 0
CLE	rB10:	E \leftarrow 0
CMA	rB9:	AC \leftarrow AC'
CME	rB8:	E \leftarrow E'
CIR	rB7:	AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
CIL	rB6:	AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
INC	rB5:	AC \leftarrow AC + 1
SPA	rB4:	If(AC(15)=0) then (PC \leftarrow PC + 1)
SNA	rB3:	If(AC(15)=1) then (PC \leftarrow PC + 1)
SZA	rB2:	If(AC = 0) then (PC \leftarrow PC + 1)
SZE	rB1:	If(E=0) then (PC \leftarrow PC + 1)
HLT	rB0:	S \leftarrow 0

Input-Output:

	D7IT3 = p	(Common to all input-output instructions)
	IR(i) = Bi	(i = 6,7,8,9,10,11)
	p:	SC \leftarrow 0
INP	pB11:	AC(0-7) \leftarrow INPR, FGI \leftarrow 0
OUT	pB10:	OUTR \leftarrow AC(0-7), FGO \leftarrow 0
SKI	pB9:	If(FGI=1) then (PC \leftarrow PC + 1)
SKO	pB8:	If(FGO=1) then (PC \leftarrow PC + 1)
ION	pB7:	IEN \leftarrow 1
IOF	pB6:	IEN \leftarrow 0

DESIGN OF BASIC COMPUTER

The basic computer consists of the following hardware components:

1. A memory unit: 4096 x 16.
2. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
3. Flip-Flops (Status): I, S, E, R, IEN, FGI, and FGO
4. Decoders:
 1. a 3x8 Opcode decoder
 2. a 4x16 timing decoder
5. Common bus: 16 bits
6. Control logic gates
7. Adder and Logic circuit: Connected to AC

DESIGN OF BASIC COMPUTER^{CONT.}

The control logic gates are used to control:

- Inputs of the nine registers
- Read and Write inputs of memory
- Set, Clear, or Complement inputs of the flip-flops
- S2, S1, S0 that select a register for the bus
- AC Adder and Logic circuit


DESIGN OF BASIC COMPUTER^{CONT.}

Control of registers and memory

- The control inputs of the registers are LD (load), INR (increment), and CLR (clear)
- The following statements that change the content of AR (scan table 6.6 in book):
 - **R'T0: AR \leftarrow PC LD(AR)**
 - **R'T2: AR \leftarrow IR(0-11) LD(AR)**
 - **D'7IT3: AR \leftarrow M[AR] LD(AR)**
 - **RT0: AR \leftarrow 0 CLR(AR)**
 - **D5T4: AR \leftarrow AR + 1 INR(AR)**

DESIGN OF BASIC COMPUTER^{CONT.}

Control Gates associated with AR



DESIGN OF BASIC COMPUTER^{CONT.}


- To control the Read input of the memory we scan the table again to get these:
 - $D_0T_4: DR \leftarrow M[AR]$
 - $D_1T_4: DR \leftarrow M[AR]$
 - $D_2T_4: DR \leftarrow M[AR]$
 - $D_6T_4: DR \leftarrow M[AR]$
 - $D_7'IT_3: AR \leftarrow M[AR]$
 - $R'T_1: IR \leftarrow M[AR]$
- $\rightarrow \text{Read} = R'T_1 + D_7'IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$

DESIGN OF BASIC COMPUTER^{CONT.}

Control of Single Flip-flops (IEN for example)

- **pB7: $IEN \leftarrow 1$ (I/O Instruction)**
- **pB6: $IEN \leftarrow 0$ (I/O Instruction)**
- **RT2: $IEN \leftarrow 0$ (Interrupt)**
 - **where $p = D7IT3$ (Input/Output Instruction)**
- If we use a JK flip-flop for IEN, the control gate logic will be as shown in the next slide:

DESIGN OF BASIC COMPUTER^{CONT.}




J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

JK FF Characteristic Table

DESIGN OF BASIC COMPUTER^{CONT.}

Control of Common bus is accomplished by placing an encoder at the inputs of the bus selection logic and implementing the logic for each encoder input



DESIGN OF BASIC COMPUTER^{CONT.}

To select AR on the bus then x_1 must be 1. This is happen when:


- $D_4T_4: PC \leftarrow AR$
- $D_5T_5: PC \leftarrow AR$

$$\Rightarrow x_1 = D_4T_4 + D_5T_5$$

x1 x2 x3 x4 x5 x6 x7	S2 S1 S0	selected register
0 0 0 0 0 0 0	0 0 0	none
1 0 0 0 0 0 0	0 0 1	AR
0 1 0 0 0 0 0	0 1 0	PC
0 0 1 0 0 0 0	0 1 1	DR
0 0 0 1 0 0 0	1 0 0	AC
0 0 0 0 1 0 0	1 0 1	IR
0 0 0 0 0 1 0	1 1 0	TR
0 0 0 0 0 0 1	1 1 1	Memory

DESIGN OF ACCUMULATOR LOGIC

Circuits associated with AC




All the statements that change the content of AC


$D_0T_5:$	$AC \leftarrow AC \wedge DR$	AND with DR
$D_1T_5:$	$AC \leftarrow AC + DR$	Add with DR
$D_2T_5:$	$AC \leftarrow DR$	Transfer from DR
$pB_{11}:$	$AC(0-7) \leftarrow INPR$	Transfer from INPR
$rB_9:$	$AC \leftarrow AC'$	Complement
$rB_7:$	$AC \leftarrow shr\ AC, AC(15) \leftarrow E$	Shift right
$rB_6:$	$AC \leftarrow shl\ AC, AC(0) \leftarrow E$	Shift left
$rB_{11}:$	$AC \leftarrow 0$	Clear
$rB_5:$	$AC \leftarrow AC + 1$	Increment

DESIGN OF ACCUMULATOR LOGIC^{CONT.}

Gate structures for controlling the LD, INR, and CLR of AC



ONE STAGE OF ADDER AND LOGIC CIRCUIT



Thank You