


==INSTALLATION PROCEDURE==

1. Create a new IP:







* It must be an AXI4 peripheral.



* It must be named «custom\_axi\_passthrough\_ip» specifically.




* Switch the default slave AXI interface to master and click «Next».




* Choose «Edit IP», click «Finish». After the project window opens, close it.

1. Download the entire project:





1. Extract the files into the main IP folder:




* If everything was done properly, then 4 files in the IP folder should get replaced (unless the IP project’s HDL language is VDHL and not Verilog).
* In case Vivado’s main language is set to VDHL and not Verilog: delete the automatically created VHDL files and select the Verilog versions of those files as the main HDL code (can be done in the IP project itself).

1. Open the IP project again and set it up:







* Set these 5 parameters (most importantly, «AXI\_READ\_RPLC\_AMOUNT», «AXI\_WRITE\_RPLC\_AMOUNT» and «C\_S00\_AXI\_BASEADDR») as UI-visible if they weren’t automatically set as visible.



* After pressing the «Merge changes» button, the width and default value of the «C\_S00\_AXI\_BASEADDR» parameter get reset. It has to be fixed manually.




* Set the default value of this parameter to «0x00000000» (or something else of 32-bit width) and click «OK».



* Repackage the IP.

1. Include necessary directories (with the IP) in any of your projects:



1. The IP can now be used in that project:

