











TLV3502-Q1

SBOS507A - FEBRUARY 2010-REVISED DECEMBER 2014

TLV3502-Q1, 4.5-ns Rail-to-Rail High-Speed Comparator

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- High Speed: 4.5 ns Rail-To-Rail I/O
- Supply Voltage: 2.7 V To 5.5 V Push-Pull CMOS Output Stage
- Shutdown
- Micro Package: SOT23-8 Low Supply Current: 3.2 mA

2 Applications

- HEV/EV, Powertrain, and Passive Safety:
 - Threshold Detector
 - Zero-Crossing Detector
 - Window Comparator
 - Oscillator

3 Description

The TLV3502-Q1 push-pull output comparators feature a fast 4.5-ns propagation delay and operation from 2.7 V to 5.5 V. Beyond-the-rails input commonmode range makes the device an ideal choice for low-voltage applications. The rail-to-rail output directly drives either CMOS or TTL logic.

A microsize package provides options for portable and space-restricted applications. The TLV3502-Q1 device is available in the SOT23-8 (DCN) package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLV3502-Q1	SOT-23 (8)	2.90 mm × 1.60 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Propagation Delay vs Overdrive Voltage






Table of Contents

1	Features 1		7.2 Functional Block Diagram	9
2	Applications 1		7.3 Feature Description	9
3	Description 1		7.4 Device Functional Modes	11
4	Revision History2	8	Application and Implementation	12
5	Pin Configuration and Functions		8.1 Application Information	12
6	Specifications		8.2 Typical Application	12
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	13
	6.2 ESD Ratings	10	Layout	13
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	13
	6.4 Thermal Information		10.2 Layout Example	14
	6.5 Electrical Characteristics	11	Device and Documentation Support	16
	6.6 Switching Characteristics		11.1 Trademarks	16
	6.7 Typical Characteristics		11.2 Electrostatic Discharge Caution	16
7	Detailed Description 9		11.3 Glossary	16
•	7.1 Overview	12	Mechanical, Packaging, and Orderable Information	16

4 Revision History

Changes from Original (F	ebruary 2010) to Revision A
--------------------------	-----------------------------


Page

Deleted references to the TLV3501 device and changed the TLV3502 device name to TLV3502-Q1

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



Pin Functions

PIN		TVDE	DESCRIPTION				
NO.	NAME	TYPE	DESCRIPTION				
1	+IN A	I	Non inverting input, channel A				
2	–IN A	1	Inverting input, channel A				
3	+IN B	1	Non inverting input, channel B				
4	–IN B	I	Inverting input, channel B				
5	V-	Supply	Negative (lowest) power supply				
6	OUT B	0	Output, channel B				
7	OUT A	0	Output, channel A				
8	V+	Supply	Positive (highest) power supply				

Copyright © 2010–2014, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage		5.5	V
Signal input terminal voltage ⁽²⁾	(V-) - 0.3	(V+) + 0.3	V
Signal input terminal current ⁽²⁾		10	mA
Output short-circuit current ⁽³⁾		74	mA
Thermal impedance, junction to free air	200	200	°C/W
Operating temperature	-40	125	°C
Junction temperature		150	°C
Storage temperature, T _{stg}	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q10	00-002 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC	Corner pins (+IN A, -IN B, V+, and V-)	±750	V
		Q100-011	Other pins	±500	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Supply voltage	2.2	2.7	5.5	V
V_{IL}	Low-level input voltage, shutdown (comparator is enabled) ⁽¹⁾			(V+) - 1.7	٧
V_{IH}	High-level input voltage, shutdown (comparator is disabled) ⁽¹⁾	(V+) - 0.9			V
T _A	Operating temperature	-40		125	ç

⁽¹⁾ When the shutdown pin is within 0.9 V of the most positive supply, the part is disabled. When it is more than 1.7 V below the most positive supply, the part is enabled.

6.4 Thermal Information

		TLV3502-Q1	
	THERMAL METRIC ⁽¹⁾	SOT-23	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.6	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	43.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	120.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.4	
ΨЈВ	Junction-to-board characterization parameter	118.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TLV3502-Q1

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10mA or less.

⁽³⁾ Short circuit to ground, one comparator per package



6.5 Electrical Characteristics

 $T_{\Delta} = 25^{\circ}\text{C}$ and $V_{S} = 2.7 \text{ V}$ to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vos	Input offset voltage ⁽¹⁾	V _{CM} = 0 V, I _O = 0 mA		±1	±6.5	mV
$\Delta V_{OS}/\Delta T$	Offset voltage vs temperature	$T_A = -40^{\circ}C$ to 125°C		±5		μV/°C
PSRR	Offset voltage vs power supply	V _S = 2.7 V to 5.5 V		100	400	μV/V
	Input hysteresis			6		mV
I _B	Input bias current	$V_{CM} = V_{CC}/2, \Delta V_{IN} = \pm 5.5 \text{ V}$		±2	±10	рА
Ios	Input offset current ⁽²⁾	$V_{CM} = V_{CC}/2, \Delta V_{IN} = \pm 5.5 \text{ V}$		±2	±10	рА
V_{CM}	Common-mode voltage range		(V-) - 0.2		(V+) + 0.2	V
		$V_{CM} = -0.2 \text{ V to (V+)} + 0.2 \text{ V}$	57	70		
CMRR	Common-mode rejection	$T_A = -40$ °C to 125°C $V_{CM} = -0.2$ V to (V+) + 0.2 V	55			dB
	Common-mode input impedance			10 ¹³ 2		Ω pF
	Differential input impedance			10 ¹³ 4		Ω pF
V _{OH}	High-level voltage output from rail	I _{OUT} = ±1 mA		30	50	mV
V _{OL}	Low-level voltage output from rail	I _{OUT} = ±1 mA		30	50	mV
	Input bias current of shutdown pin			2		рА
IQ	Quiescent current per comparator	$V_S = 5 \text{ V}, V_O = \text{High}$		3.2	5	mA
I _{Q(SD)}	Quiescent current in shutdown			2		μΑ

⁽¹⁾ V_{OS} is defined as the average of the positive and the negative switching thresholds. (2) The difference between I_{B+} and I_{B-} .

6.6 Switching Characteristics

 $T_A = 25$ °C and $V_S = 2.7$ V to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ΔV_{IN} = 100 mV, Overdrive = 20 mV		4.5	6.4	ns
	Propagation delay time (1)(2)	$T_A = -40$ °C to 125°C $\Delta V_{IN} = 100$ mV, Overdrive = 20 mV			7	ns
t _{pd}	Propagation delay time (1)(2)	ΔV_{IN} = 100 mV, Overdrive = 5 mV		7.5	10	ns
		$T_A = -40$ °C to 125°C $\Delta V_{IN} = 100$ mV, Overdrive = 5 mV			12	ns
$\Delta t_{(SKEW)}$	Propagation delay skew ⁽³⁾	ΔV_{IN} = 100 mV, Overdrive = 20 mV		0.5		ns
f_{MAX}	Maximum toggle frequency	Overdrive = 50 mV, V _S = 5 V		80		MHz
t _R	Rise time ⁽⁴⁾			1.5		ns
t _F	Fall time (4)			1.5		ns
t _{OFF}	Shutdown turn-off time			30		ns
t _{ON}	Shutdown turn-on time			100		ns

⁽¹⁾ Propagation delay cannot be accurately measured with low overdrive on automatic test equipment. This parameter is ensured by characterization at 100-mV overdrive.


Not production tested

The difference between the propagation delay going high and the propagation delay going low. Measured between 10% of V_S and 90% of V_S .



6.7 Typical Characteristics

 $T_A = 25$ °C, $V_S = 5$ V, Input Overdrive = 100 mV (unless otherwise noted)





Typical Characteristics (continued)

 $T_A = 25$ °C, $V_S = 5$ V, Input Overdrive = 100 mV (unless otherwise noted)




Figure 7. Propagation Delay vs Supply Voltage




Figure 8. Wake-Up Delay vs Temperature




Figure 9. Response to 50-MHz Sine Wave





Figure 10. Response to 100 MHz Sine Wave










Figure 12. Quiescent Current vs Temperature



Typical Characteristics (continued)

 $T_A = 25$ °C, $V_S = 5$ V, Input Overdrive = 100 mV (unless otherwise noted)





Submit Documentation Feedback

Copyright © 2010–2014, Texas Instruments Incorporated




7 Detailed Description

7.1 Overview

The TLV3502-Q1 push-pull output comparator features a fast 4.5-ns propagation delay and operation from 2.7 V to 5.5 V. Beyond-the-rails input common-mode range makes it an ideal choice for low-voltage applications. The rail-to-rail output directly drives either CMOS or TTL logic.

7.2 Functional Block Diagram



7.3 Feature Description

The TLV3502-Q1 device feature fast 4.5-ns propagation delay with a push-pull output. The device operates from 2.7 V to 5.5 V. It has beyond-the-rails input common-mode range and rail-to-rail output directly drives either CMOS or TTL logic.

7.3.1 Input Over-Voltage Protection

Copyright © 2010-2014, Texas Instruments Incorporated

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than approximately 300 mV. Momentary voltages greater than 300 mV beyond the power supply can be tolerated if the input current is limited to 10 mA. This limiting is easily accomplished with a small input resistor in series with the comparator, as shown in Figure 15.




Figure 15. Input Current Protection for Voltages Exceeding the Supply Voltage



Feature Description (continued)

7.3.2 Relaxation Oscillator

The TLV350x can easily be configured as a simple and inexpensive relaxation oscillator. In Figure 16, the R2 network sets the trip threshold at 1/3 and 2/3 of the supply. Since this is a high-speed circuit, the resistor values are rather low to minimize the effect of parasitic capacitance. The positive input alternates between 1/3 of V+ and 2/3 of V+ depending on whether the output is low or high. The time to charge (or discharge) is $0.69R_1C$. Therefore, the period is $1.38R_1C$. For 62 pF and 1 k Ω as shown in Figure 16, the output is calculated to be 10.9MHz. An implementation of this circuit oscillated at 9.6 MHz. Parasitic capacitance and component tolerances explain the difference between theory and actual performance.




Figure 16. Relaxation Oscillator

7.3.3 High-Speed Window Comparator

A window comparator circuit is used to determine when a signal is between two voltages. The TLV3502-Q1 device can readily be used to create a high-speed window comparator. V_{HI} is the upper voltage threshold, and V_{LO} is the lower voltage threshold. When V_{IN} is between these two thresholds, the output in Figure 17 is high. Figure 18 shows a simple means of obtaining an active low output. Note that the reference levels are connected differently between Figure 17 and Figure 18. The operating voltage range of either circuit is 2.7 V to 5.5 V.



Feature Description (continued)




Figure 17. Window Comparator—Active High




Figure 18. Window Comparator—Active Low

7.4 Device Functional Modes

This device has no special operating modes outside of the normally powered dual comparator function.

Copyright © 2010–2014, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV3502-Q1 device features high-speed response and includes 6 mV of internal hysteresis for improved noise immunity with an input common-mode range that extends 0.2 V beyond the power-supply rails.

8.2 Typical Application

In this example, we will show how can we add external hysteresis to TLV3502-Q1 device to achieve greater noise immunity. First, let's understand when and why external hysteresis may be required.

The TLV3502-Q1 device has a robust performance when used with a good layout. However, comparator inputs have little noise immunity within the range of specified offset voltage (±5 mV). For slow moving or noisy input signals, the comparator output may display multiple switching as input signals move through the switching threshold. In such applications, the 6mV of internal hysteresis of the TLV3502-Q1 device might not be sufficient. In cases where greater noise immunity is desired, external hysteresis may be added by connecting a small amount of feedback to the positive input.




Figure 19. Application Adding Hysteresis to the TLV350x

8.2.1 Design Requirements

Figure 19 shows a typical topology used to introduce 25 mV of additional hysteresis, for a total of 31-mV hysteresis when operating from a single 5-V supply.

8.2.2 Detailed Design Procedure

Use Equation 1 to calculate the total hysteresis.

$$V_{HYST} = \frac{(V+) \times R1}{R1 + R2} + 6 \text{ mV}$$
 (1)

V_{HYST} sets the value of the transition voltage required to switch the comparator output by enlarging the threshold region, thereby reducing sensitivity to noise.



Typical Application (continued)

8.2.3 Application Curve




Figure 20. TLV3502 With Upper and Lower Threshold With 1-V Hysteresis

9 Power Supply Recommendations

The TLV3505-Q1 comparator is specified for use on a single supply from 2.7 V to 5.5 V (or a dual supply from ±1.35 V to ±2.75 V) over a temperature range of -40°C to 125°C. The device continues to function below this range, but performance is not specified.

Place bypass capacitors close to the power supply pins to reduce noise coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

- For any high-speed comparator or amplifier, proper design and printed circuit board (PCB) layout are necessary for optimal performance. Excess stray capacitance on the active input, or improper grounding, can limit the maximum performance of high-speed circuitry.
- Minimizing resistance from the signal source to the comparator input is necessary in order to minimize the
 propagation delay of the complete circuit. The source resistance along with input and stray capacitance
 creates an RC filter that delays voltage transitions at the input, and reduces the amplitude of high-frequency
 signals. The input capacitance of the TLV3502-Q1 device along with stray capacitance from an input pin to
 ground results in several picofarads of capacitance.
- The location and type of capacitors used for power-supply bypassing are critical to high-speed comparators. The suggested 2.2-μF tantalum capacitor do not need to be as close to the device as the 0.1-μF capacitor, and may be shared with other devices. The 2.2-μF capacitor buffers the power-supply line against ripple, and the 0.1-μF capacitor provides a charge for the comparator during high frequency switching.
- In a high-speed circuit, fast rising and falling switching transients create voltage differences across lines that would be at the same potential at DC. To reduce this effect, a ground plane is often used to reduce difference in voltage potential within the circuit board. A ground plane has the advantage of minimizing the effect of stray capacitances on the circuit board by providing a more desirable path for the current to flow. With a signal trace over a ground plane, at high-frequency the return current (in the ground plane) tends to flow right under the signal trace. Breaks in the ground plane (as simple as through-hole leads and vias) increase the inductance of the plane, making it less effective at higher frequencies. Breaks in the ground plane for necessary vias should be spaced randomly.
- Figure 21 shows an evaluation layout for the TLV3502-Q1 SOT23-8 package. The device is shown with SMA connectors bringing signals on and off the board. RT1, RT2, RT3 and RT4 are termination resistors for + IN A, + IN B, -IN A, and -IN B respectively. C1 and C2 are power-supply bypass capacitors. Place the 0.1-µF capacitor closest to the comparator. The ground plane is not shown, but the pads that the resistors and capacitors connect to are shown. Figure 22 shows a schematic of this circuit.

Copyright © 2010–2014, Texas Instruments Incorporated



10.2 Layout Example




Figure 21. TLV3502-Q1 Sample Layout



Layout Example (continued)




Figure 22. Schematic for Figure 21



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

23-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3502AQDCNRQ1	ACTIVE	SOT-23	DCN	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	3502	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





TEXAS INSTRUMENTS

23-Jun-2014

OTHER QUALIFIED VERSIONS OF TLV3502-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3502AQDCNRQ1	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3502AQDCNRQ1	SOT-23	DCN	8	3000	195.0	200.0	45.0

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.