

AOD2610E/AOI2610E/AOY2610E

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGTTM technology
- $\bullet \ Low \ R_{DS(ON)}$
- Low Gate Charge
- Low Eoss
- ESD protected
- RoHS and Halogen-Free Compliant

Applications

- High efficiency power supply
- Secondary synchronus rectifier

Junction and Storage Temperature Range

Product Summary

 $\begin{array}{ll} V_{DS} & 60V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 46A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 9.5 m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 4.5V) & < 13.3 m\Omega \end{array}$


Typical ESD protection

100% UIS Tested 100% Rg Tested



°C

HBM Class 2



AOD2610E AOI2610E AOY2610E

Orderable Part Number	Orderable Part Number Package Type		Minimum Order Quantity		
AOD2610E	TO-252	Tape & Reel	2500		
AOI2610E	TO-251A	Tube	4000		
AOY2610E	TO-251B	Tube	4000		

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage Gate-Source Voltage		V_{DS}	60	V	
		V _{GS}	±20		
Continuous Drain	T _C =25°C		46		
Current ^G	T _C =100°C	I _D	36.5	A	
Pulsed Drain Current ^C		I _{DM}	110		
Continuous Drain	T _A =25°C		19	Α	
Current	T _A =70°C	IDSM	15		
Avalanche Current ^C	•	I _{AS}	17	Α	
Avalanche energy	L=0.3mH ^C	E _{AS}	43	mJ	
√ _{DS} Spike ^T	10µs	V _{SPIKE}	72	V	
	T _C =25°C	P _D	59.5	10/	
Power Dissipation ^B	T _C =100°C	P _D	23.5	W	
	T _A =25°C	В	6.2	10/	
Power Dissipation A	T _A =70°C	P _{DSM}	4.0	 	

Thermal Characteristics						
Parameter		Symbol	Тур Мах		Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	15	20	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	50	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.7	2.1	°C/W	

 $\mathsf{T}_\mathsf{J},\,\mathsf{T}_\mathsf{STG}$

-55 to 150



AOD2610E/AOI2619E/AOY2610E

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC I	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		60			V
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =60V, V_{GS} =0V				1	μA
			T _J =55°C			5	μΑ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V	V _{DS} =0V, V _{GS} =±20V			±10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$		1.4	1.8	2.4	V
		V_{GS} =10V, I_D =20A			7.7	9.5	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		12.5	15.5	
		V_{GS} =4.5V, I_D =20A			10.3	13.3	mΩ
g FS	Forward Transconductance	V _{DS} =5V, I _D =20A			52		S
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			0.72	1	V
Is	Maximum Body-Diode Continuous Cur	rent ^G			46	Α	
DYNAMI	C PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =30V, f=1MHz			1100		pF
Coss	Output Capacitance				300		pF
C _{rss}	Reverse Transfer Capacitance				28		pF
R_g	Gate resistance	f=1MHz		0.6	1.2	2.0	Ω
SWITCH	ING PARAMETERS	•	•		•	•	•
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =30V, I _D =20A			14.5	25	nC
Q _g (4.5V)	Total Gate Charge				7	13	nC
Q_{gs}	Gate Source Charge				2.5		nC
Q_{gd}	Gate Drain Charge				3.5		nC
$t_{D(on)}$	Turn-On DelayTime				6.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =30V, R_{L} =1.5 Ω , R_{GEN} =3 Ω			3.5		ns
t _{D(off)}	Turn-Off DelayTime				22		ns
t _f	Turn-Off Fall Time				3		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs			19		ns
Q _{rr}	Body Diode Reverse Recovery Charge	l _F =20A, di/dt=500A/μs			65		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C. D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150 $^{\circ}$ C. The SOA curve provides a single pulse rating.


G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.


I. The spike duty cycle 5% max, limited by junction temperature TJ(MAX)=125 $^{\circ}\,$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




 $V_{\rm DS}$ (Volts) Figure 1: On-Region Characteristics (Note E)




V_{GS} (Volts) Figure 2: Transfer Characteristics (Note E)




 $\label{eq:local_local} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature
(Note E)




V_{GS} (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)







TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






 T_{CASE} (° C) T_{CASE} (° C) Figure 12: Power De-rating (Note F) Figure 13: Current De-rating (Note F)



Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Figure D: Diode Recovery Test Circuit & Waveforms





Rev.2.0: November 2016 www.aosmd.com Page 6 of 6