











#### BQ24610, BQ24617

ZHCSKL0D - DECEMBER 2009 - REVISED DECEMBER 2019

## BQ2461x 1 节至 6 节电池的独立同步降压电池充电器控制器

#### 1 特性

- 600kHz NMOS-NMOS 同步降压转换器
- 适用于锂离子或锂聚合物电池的独立充电器
- 工作输入范围为 5V 至 28V VCC,支持 1 节至 6 节电池 (BQ24610)
- 工作输入范围为 5V 至 24V VCC,支持 1 节至 5 节电池 (BQ24617)
- 充电电流和适配器电流高达 10A
- 高精度电压和电流调节
  - 充电电压精度为 ±0.5%
  - 充电电流精度为 ±3%
  - 适配器电流精度为 ±3%

#### 集成

- 自动选择适配器或电池作为系统电源
- 非电源路径可选,可降低总 BOM 成本
- 内部环路补偿和软启动
- 动态电源管理

#### • 安全保护

- 输入过压保护
- 电池热敏电阻可感应高温和低温充电暂停
- 电池检测
- FET 提供反向输入保护
- 可编程安全计时器
- 充电过流保护
- 电池短路保护
- 电池过压保护
- 热关断保护

- 状态输出
  - 适配器存在
  - 充电器运行状态
- 充电使能引脚
- 适用于同步降压转换器的 6V 栅极驱动
- 低静态电流 l<sub>a</sub>,通过能源之星认证
  - 关闭状态电池放电电流 < 15μA
  - 关闭状态输入静态电流 < 1.5mA</li>

#### 2 应用

- 上网本、移动互联网设备和超便携电脑
- 个人数字助理 (PDA)
- 手持设备终端
- 工业和医疗设备
- 便携式设备

#### 3 说明


BQ2461x 是一款高度集成的开关模式锂离子、锂聚合物或铅酸电池充电控制器。该器件提供频率恒定的同步开关 PWM 控制器,具有高精度充电电流和电压调节、充电预处理、终止、适配器电流调节和充电状态监控功能。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
BQ24610	VOEN (04)	4.00
BQ24617	VQFN (24)	4.00mm × 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化原理图





## 目录

1	特性1		9.3 Feature Description	17
2	应用1		9.4 Device Functional Modes	
3		10		
4	修订历史记录		10.1 Application Information	<mark>27</mark>
5	说明(续)3		10.2 Typical Applications	<mark>27</mark>
6	Device Comparison Table	11	Power Supply Recommendations	34
7	Pin Configuration and Functions4	12	Layout	34
8	Specifications		12.1 Layout Guidelines	
0	8.1 Absolute Maximum Ratings		12.2 Layout Example	
	8.2 ESD Ratings	13	器件和文档支持	36
	8.3 Recommended Operating Conditions		13.1 器件支持	36
	8.4 Thermal Information		13.2 相关链接	36
	8.5 Electrical Characteristics		13.3 接收文档更新通知	36
	8.6 Typical Characteristics		13.4 支持资源	36
9	Detailed Description		13.5 商标	36
3	9.1 Overview		13.6 静电放电警告	36
	9.2 Functional Block Diagram		13.7 Glossary	36
	5.2 Turiotional block biagram	14	机械、封装和可订购信息	36

**4** 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision C (April 2015) to Revision D	Page
• 己添加 向 "特性"添加了"非电源路径可选,可降低总 BOM 成本"	1
• 己删除 删除了"特性"中的"驱动器死区时间为 30ns,最大有效占空比为 99.5%"	1
<ul><li>已添加 向 "说明" 段落添加了"铅酸"</li></ul>	1
Added Figure 13	13
Added paragraph for Figure 20	27
Added Simplified System without Power Path or DPM section	32
Added Lead-Acid Charging System section	33
Changes from Revision B (September 2013) to Revision C	Page
• 已添加 <i>ESD</i> 额定值 表,特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、 支持 部分以及机械、封装和可订购信息 部分	
Changes from Revision A (October 2011) to Revision B	Page
Changed Figure 15, pin V <sub>LTF_HYS</sub>	21
Changes from Original (December 2009) to Revision A	Page
Corrected equation for calculating RT2	22
Corrected equation for calculating I <sub>COUT</sub>	29



## 5 说明 (续)

BQ2461x 分三个阶段对电池充电: 预处理、恒流充电和恒压充电。


当电流达到用户可选的最低电平时,充电终止。可编程充电计时器提供额外保护。当电池电压低于内部阈值时,BQ2461x 会自动重启充电周期;当输入电压低于电池电压时,则会进入低静态电流休眠模式。

## 6 Device Comparison Table

	BQ24600	BQ24610	BQ24616	BQ24617	BQ24618	BQ24650
Cell chemistry	Li-Ion/Li-Polymer	Li-Ion/Li-Polymer	Li-Ion/Li-Polymer	Li-Ion/Li-Polymer	Li-Ion/Li-Polymer	Li-Ion/Li-Polymer
Number of cells in series (minimum to maximum, 4.2 V/cell)	1 to 6	1 to 6	1 to 6	1 to 5	1 to 6	1 to 6
Charge voltage (minimum to maximum) (V)	2.1 to 26	2.1 to 26	2.1 to 26	2.1 to 22	2.1 to 26	2.1 to 26
Input voltage range (minimum to maximum) (V)	5 to 28	5 to 28	5 to 28	5 to 24	4.7 to 28	5 to 28
Input overvoltage (V)	32	32	32	26	32	32
Maximum battery charging current (A)	10	10	10	10	10	10
Switching frequency (kHz)	1200	600	600	600	600	600
JEITA charging temperature profile	No	No	Yes	No	No	No
DPM	No	I <sub>IN</sub> DPM	I <sub>IN</sub> DPM	I <sub>IN</sub> DPM	I <sub>IN</sub> DPM	V <sub>IN</sub> DPM



## 7 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION		
NAME	NO.	DESCRIPTION		
NAME         NO.           ACDRV         AC adapter to system MOSFET driver output. Connect through a 1-kΩ resistor to the gate of the ACFET P-chann power MOSFET and the reverse conduction blocking P-channel power MOSFET. The internal gate drive is asymmetrical, allowing a quick turnoff and slow turnon, in addition to the internal break-before-make logic with respect to BATDRV. If needed, an optional capacitor from gate to source of the ACFET is used to slow down the and OFF times.           ACN         1         Adapter current-sense resistor, negative input. A 0.1-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the ACN pin to GND for common-mode filtering.           ACP         2         Adapter current-sense resistor, positive input. A 0.1-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the ACP pin to GND for common-mode filtering.           ACSET         16         Adapter current-set input. The voltage of the ACSET pin programs the input current regulation set point during Dynamic Power Management (DPM).           Battery-to-system MOSFET driver output. Gate drive for the battery-to-system load BAT PMOS power FET to iso the system from the battery to prevent current flow from the system to the battery, while allowing a low-impedanc path from battery to system. Connect this pin through a 1-kΩ resistor to the gate of the input BAT P-channel MOSFET. Connect the source of the FET to the system-load voltage node. Connect the drain of the FET to the battery pack positive terminal. The internal gate drive is asymmetrical to allow a quick turnoff and slow turnon, in addition to the internal break-before-make logic with resp				
ACN	1			
		Adapter current-sense resistor, positive input. A $0.1$ - $\mu F$ ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A $0.1$ - $\mu F$ ceramic capacitor is placed from the ACP pin to GND for common-mode filtering.		
BATDRV	23	MOSFET. Connect the source of the FET to the system-load voltage node. Connect the drain of the FET to the battery pack positive terminal. The internal gate drive is asymmetrical to allow a quick turnoff and slow turnon, in addition to the internal break-before-make logic with respect to ACDRV. If needed, an optional capacitor from gate to		
BTST	22	PWM high-side driver positive supply. Connect a 0.1-μF bootstrap capacitor from PH to BTST, and a bootstrap Schottky diode from REGN to BTST.		
CE	4	Charge enable active HIGH logic input. HI enables charge. LO disables charge. It has an internal 1-M $\Omega$ pulldown resistor.		
GND	17	Low-current sensitive analog and digital ground. On PCB layout, connect with the thermal pad underneath the IC.		
HIDRV	21	PWM high-side driver output. Connect to the gate of the high-side power MOSFET with a short trace.		
ISET1	11	Fast-charge current-set input. The voltage of the ISET1 pin programs the fast-charge current regulation set point.		
ISET2	15	Precharge and termination current set input. The voltage of the ISET2 pin programs the precharge current regulation set point and termination current trigger point.		
LODRV	19	PWM low-side driver output. Connect to the gate of the low-side power MOSFET with a short trace.		
PG	8	Open-drain power-good status output. Active LOW when IC has a valid VCC (not in UVLO or ACOV or SLEEP mode). Active HIGH when IC has an invalid VCC. $\overline{PG}$ can be used to drive an LED or communicate with a host processor.		



#### Pin Functions (continued)

PIN		DESCRIPTION			
NAME	NO.				
PH	20	PWM high-side driver negative supply. Connect to the phase-switching node (junction of the low-side power MOSFET drain, high-side power MOSFET source, and output inductor).			
REGN	18	PWM low-side driver positive 6-V supply output. Connect a 1-μF ceramic capacitor from REGN to the GND pin, close to the IC. Use for low-side driver and high-side driver bootstrap voltage by connecting a small-signal Schottky diode from REGN to BTST.			
		Charge current-sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the SRN pin to GND for common-mode filtering.			
		Charge current sense resistor, positive input. A 0.1-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the SRP pin to GND for common-mode filtering.			
STAT1	5	Open-drain charge status pin to indicate various charger operation (see Table 2).			
STAT2	9	Open-drain charge status pin to indicate various charger operations (see Table 2).			
Thermal pad	_	Exposed pad beneath the IC. Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to GND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.			
TS	6	Temperature qualification voltage input for battery pack negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VREF to TS to GND (see Figure 16).			
TTC	7	SafetyTimer and termination control. Connect a capacitor from this node to GND to set the timer. When this input is LOW, the timer and termination are disabled. When this input is HIGH, the timer is disabled but termination is allowed.			
VCC	IC power positive supply. Connect through a 10-Ω resistor to the common-source (diode-OR) point: source of side P-channel MOSFET and source of reverse-blocking power P-channel MOSFET. Place a 1-μF ceramic ca from VCC to the GND pin close to the IC.				
VFB Output voltage analog feedback adjustment. Connect the output of a resistive voltage divider from the betterminals to this node to adjust the output battery regulation voltage.		Output voltage analog feedback adjustment. Connect the output of a resistive voltage divider from the battery terminals to this node to adjust the output battery regulation voltage.			
VREF	10	3.3-V regulated voltage output. Place a 1-µF ceramic capacitor from VREF to GND pin close to the IC. This voltage could be used for programming of voltage and current regulation and for programming the TS threshold.			

## 8 Specifications

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
	VCC, ACP, ACN, SRP, SRN, BATDRV, ACDRV, CE, STAT1, STAT2, PG	-0.3	33	
	PH	-2	36	
Voltage	VFB	-0.3	16	V
	REGN, LODRV, ACSET, TS, TTC	-0.3	7	
	BTST, HIDRV with respect to GND	-0.3	39	
	VREF, ISET1, ISET2	-0.3	3.6	
Maximum difference voltage	ACP-ACN, SRP-SRN	-0.5	0.5	V
T <sub>J</sub> Junction temperatu	ıre	-40	155	°C
T <sub>stg</sub> Storage temperatu	re	<b>-</b> 55	155	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

<sup>(3)</sup> Must have a series resistor between battery pack to VFB if battery-pack voltage is expected to be greater than 16 V. Usually the resistor-divider top resistor takes care of this.



### 8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

		MIN	MAX	UNIT
	<b>BQ24610</b> : VCC, <u>AC</u> P, ACN, SRP, SRN, <u>BATDRV</u> , <u>ACDRV</u> , CE, STAT1, STAT2, <u>PG</u>	-0.3	28	٧
	BQ24617: VCC, ACP, ACN, SRP, SRN, BATDRV, ACDRV, CE, STAT1, STAT2, PG	-0.3	24	V
	PH	-2	30	V
Voltage	VFB	-0.3	14	V
	REGN, LODRV, ACSET, TS, TTC	-0.3	6.5	V
	BTST, HIDRV with respect to GND	-0.3	34	V
	ISET1, ISET2	-0.3	3.3	V
	VREF		3.3	V
Maximum difference voltage	ACP-ACN, SRP-SRN	-0.2	0.2	V
T <sub>J</sub> Junction temperature		0	125	°C

## 8.4 Thermal Information

		BQ2461x	
	THERMAL METRIC <sup>(1)</sup>	RGE [VQFN]	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	19	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



## 8.5 Electrical Characteristics

 $5 \text{ V} \leq \text{V}_{\text{VCC}} \leq 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING (	CONDITIONS					
V	VCC input voltage operating range(610)		5		28	V
V <sub>VCC_OP</sub>	VCC input voltage operating range(617)		5		24	V
QUIESCENT C	CURRENTS					
la	Total battery discharge current (sum of currents into VCC, BTST, PH, ACP, ACN, SRP, SRN, VFB), VFB ≤ 2.1 V	V <sub>VCC</sub> < V <sub>SRN</sub> , V <sub>VCC</sub> > V <sub>UVLO</sub> (SLEEP)			15	μА
I <sub>BAT</sub>	Battery discharge current (sum of	V <sub>VCC</sub> > V <sub>SRN</sub> , V <sub>VCC</sub> > V <sub>UVLO</sub> CE = LOW			5	μΛ
	currents into BTST, PH, SRP, SRN, VFB), VFB ≤ 2.1 V	$V_{VCC} > V_{SRN}$ , $V_{VCC} > V_{VCCLOW}$ CE = HIGH, charge done			5	
		V <sub>VCC</sub> > V <sub>SRN</sub> , V <sub>VCC</sub> > V <sub>UVLO</sub> CE = LOW (IC quiescent current)		1	1.5	
I <sub>AC</sub>	Adapter supply current (current into VCC, ACP, ACN pin)	$V_{VCC} > V_{SRN}, V_{VCC} > V_{VCCLOW}$ , CE = HIGH, charge done		2	5	mA
		$V_{VCC} > V_{SRN}, V_{VCC} > V_{VCCLOW}$ , CE = HIGH, charging, Qg_total = 20 nC		25		
CHARGE VOL	TAGE REGULATION					
$V_{FB}$	Feedback regulation voltage			2.1		V
	Charge valtage regulation convenue	$T_J = 0$ °C to 85°C	-0.5%		0.5%	
	Charge voltage regulation accuracy	$T_J = -40$ °C to 125°C	-0.7%		0.7%	
I <sub>VFB</sub>	Leakage current into VFB pin	VFB = 2.1 V			100	nA
	GULATION – FAST CHARGE				'	
V <sub>ISET1</sub>	ISET1 voltage range				2	V
V <sub>IREG_CHG</sub>	SRP-SRN current-sense voltage range	V <sub>IREG_CHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>			100	mV
K <sub>ISET1</sub>	Charge current set factor (amps of charge current per volt on ISET1 pin)	$R_{SENSE} = 10 \text{ m}\Omega$		5		A/V
		V <sub>IREG_CHG</sub> = 40 mV	-3%		3%	
		V <sub>IREG_CHG</sub> = 20 mV	-4%		4%	
	Charge current regulation accuracy	V <sub>IREG CHG</sub> = 5 mV	-25%		25%	
		V <sub>IREG_CHG</sub> = 1.5 mV (V <sub>SRN</sub> > 3.1 V)	-40%		40%	
I <sub>ISET1</sub>	Leakage current into ISET1 pin	V <sub>ISET1</sub> = 2 V			100	nA
	GULATION – PRECHARGE					
V <sub>ISET2</sub>	ISET2 voltage range				2	V
K <sub>ISET2</sub>	Precharge current set factor (amps of precharge current per volt on ISET2 pin)	$R_{SENSE} = 10 \text{ m}\Omega$		1		A/V
		V <sub>IREG_PRECH</sub> = 20 mV	-4%		4%	
	Precharge current regulation	V <sub>IREG PRECH</sub> = 5 mV	-25%		25%	
	accuracy	V <sub>IREG PRECH</sub> = 1.5 mV (V <sub>SRN</sub> < 3.1 V)	-55%		55%	
I <sub>ISET2</sub>	Leakage current into ISET2 pin	V <sub>ISET2</sub> = 2 V			100	nA
CHARGE TER						-
K <sub>TERM</sub>	Termination current set factor (amps of termination current per volt on ISET2 pin)	$R_{SENSE} = 10 \text{ m}\Omega$		1		A/V



 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>ITERM</sub> = 20 mV	-4%		4%	
	Termination current accuracy	V <sub>ITERM</sub> = 5 mV	-25%		25%	
	,	V <sub>ITERM</sub> = 1.5 mV	-45%		45%	
	Deglitch time for termination (both	TEN		100		ms
	edge)	V · V and I · I		050		
	Termination qualification time	V <sub>BAT</sub> > V <sub>RECH</sub> and I <sub>CHG</sub> <i<sub>TERM</i<sub>		250		ms
	Termination qualification current	Discharge current once termination is detected		2		mA
		T				
V <sub>ACSET</sub>	ACSET voltage range				2	V
$V_{IREG\_DPM}$	ACP-ACN current-sense voltage range	V <sub>IREG_DPM</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>			100	mV
K <sub>ACSET</sub>	Input current set factor (amps of input current per volt on ACSET pin)	$R_{SENSE}$ = 10 m $\Omega$		5		A/V
		V <sub>IREG_DPM</sub> = 40 mV	-3%		3%	
VIREG_DPM  KACSET  JACSET  JAC	Input current regulation accuracy leakage current in to ACSET pin	V <sub>IREG_DPM</sub> = 20 mV	-4%		4%	
	loanage current in to ACCL I pill	V <sub>IREG_DPM</sub> = 5 mV	-25%		25%	
I <sub>ISET1</sub>	Leakage current in to ACSET pin	V <sub>ACSET</sub> = 2 V			100	nA
	OLTAGE LOCKOUT COMPARATOR					
	AC undervoltage rising threshold	Measure on VCC	3.65	3.85	4	V
	AC undervoltage hysteresis, falling			350		mV
	Falling threshold, disable charge	Measure on VCC		4.1		V
	Rising threshold, resume charge	Indudate on vee		4.35	4.5	V
SI FED COMPA	RATOR (REVERSE DISCHARGING	PROTECTION)		4.00	4.0	•
	SLEEP falling threshold	V <sub>VCC</sub> – V <sub>SRN</sub> to enter SLEEP	40	100	150	mV
	SLEEP hysteresis	VVCC - VSRN to effici SLLLF	40	500	130	mV
VSLEEP_HYS		VCC follow below CDN, delay to turn off ACEET		1		
	SLEEP rising delay	VCC falling below SRN, delay to turn off ACFET		•		μS
	SLEEP falling delay	VCC rising above SRN, delay to turn on ACFET		30		μS
	SLEEP rising shutdown deglitch	VCC falling below SRN, delay to enter SLEEP mode		100		ms
	SLEEP falling power-up deglitch	VCC rising above SRN, delay to exit SLEEP mode		30		ms
ACN / SRN COI	MPARATOR					
V <sub>ACN-SRN_FALL</sub>	ACN to SRN falling threshold	V <sub>ACN</sub> – V <sub>SRN</sub> to turn on BATFET	100	200	310	mV
V <sub>ACN-SRN_HYS</sub>	ACN to SRN rising hysteresis			100		mV
	ACN to SRN rising deglitch	V <sub>ACN</sub> - V <sub>SRN</sub> > V <sub>ACN-SRN_RISE</sub>		2		ms
	ACN to SRN falling deglitch	V <sub>ACN</sub> - V <sub>SRN</sub> < V <sub>ACN</sub> -SRN_FALL		50		μS
BAT LOWV CO	MPARATOR	, <u> </u>			-	
$V_{LOWV}$	Precharge to fast-charge transition (LOWV threshold)	Measured on VFB pin, rising	1.534	1.55	1.566	V
V <sub>LOWV HYS</sub>	LOWV hysteresis			100		mV
	LOWV rising deglitch	VFB falling below V <sub>LOWV</sub>		25		ms
	LOWV falling deglitch	VFB rising above V <sub>LOWV</sub> + V <sub>LOWV</sub> HYS		25		ms
RECHARGE CO	<u> </u>	- O HAR A LOWY T FLOWY_IIIO				
V <sub>RECHG</sub>	Recharge threshold (with-respect-to V <sub>REG</sub> )	Measured on VFB pin, falling	35	50	65	mV
	Recharge rising deglitch	VFB decreasing below V <sub>RECHG</sub>		10		ms
	Recharge falling deglitch	VFB decreasing above V <sub>RECHG</sub>		10		ms



 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BAT OVERVO	LTAGE COMPARATOR					
V <sub>OV_RISE</sub>	Overvoltage rising threshold	As percentage of V <sub>FB</sub>		104%		
V <sub>OV_FALL</sub>	Overvoltage falling threshold	As percentage of V <sub>FB</sub>		102%		
	OLTAGE COMPARATOR (ACOV)					
V <sub>ACOV</sub>	AC overvoltage rising threshold on VCC (BQ24610)		31.04	32	32.96	V
V <sub>ACOV_HYS</sub>	AC overvoltage falling hysteresis (BQ24610)			1		٧
V <sub>ACOV</sub>	AC overvoltage rising threshold on VCC (BQ24617)		25.22	26	26.78	٧
V <sub>ACOV_HYS</sub>	AC overvoltage falling hysteresis(BQ24617)			820		mV
	AC overvoltage deglitch (both edge)	Delay to changing the STAT pins		1		ms
	AC overvoltage rising deglitch	Delay to disable charge		1		ms
	AC overvoltage falling deglitch	Delay to resume charge		20		ms
THERMAL SHU	UTDOWN COMPARATOR		*			
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature increasing		145		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis			15		°C
	Thermal shutdown rising deglitch	Temperature increasing		100		μS
	Thermal shutdown falling deglitch	Temperature decreasing		10		ms
THERMISTOR	COMPARATOR	-				
$V_{LTF}$	Cold temperature rising threshold	As Percentage to V <sub>VREF</sub>	72.5%	73.5%	74.5%	
V <sub>LTF_HYS</sub>	Rising hysteresis	As Percentage to V <sub>VREF</sub>	0.2%	0.4%	0.6%	
V <sub>HTF</sub>	Hot temperature rising threshold	As Percentage to V <sub>VREF</sub>	36.2%	37%	37.8%	
V <sub>TCO</sub>	Cut-off temperature rising threshold	As Percentage to V <sub>VREF</sub>	33.7%	34.4%	35.1%	
	Deglitch time for temperature out- of-range detection	$V_{TS} > V_{LTF}$ , or $V_{TS} < V_{TCO}$ , or $V_{TS} < V_{HTF}$		400		ms
	Deglitch time for temperature invalid-range detection	$V_{TS}$ < $V_{LTF}$ – $V_{LTF\_HYS}$ or $V_{TS}$ > $V_{TCO}$ , or $V_{TS}$ > $V_{HTF}$		20		ms
CHARGE OVE	RCURRENT COMPARATOR (CYCLE-	BY-CYCLE)				
	Charge overcurrent falling	Current rising, in nonsynchronous mode, mesure on V <sub>(SRP-SRN)</sub> , V <sub>SRP</sub> < 2 V		45.5		mV
V	threshold	Current rising, as percentage of $V_{(IREG\_CHG)}$ , in synchronous mode, $V_{SRP} > 2.2 \text{ V}$		160%		
V <sub>oc</sub>	Charge overcurrent threshold floor	Minimum OCP threshold in synchronous mode, measure on V <sub>(SRP-SRN)</sub> , V <sub>SRP</sub> > 2.2 V		50		mV
	Charge overcurrent threshold ceiling	Maximum OCP threshold in synchronous mode, measure on V <sub>(SRP-SRN)</sub> , V <sub>SRP</sub> > 2.2 V		180		mV
CHARGE UND	ERCURRENT COMPARATOR (CYCLE	E-BY-CYCLE)				
V <sub>ISYNSET</sub>	Charge undercurrent falling threshold	Switch from SYNCH to NON-SYNCH, V <sub>SRP</sub> > 2.2 V	1	5	9	mV
BATTERY SHO	ORTED COMPARATOR (BATSHORT)					
V <sub>BATSHT</sub>	BAT short falling threshold, forced nonsynchronous mode	V <sub>SRP</sub> falling		2		V
V <sub>BATSHT_HYS</sub>	BAT short rising hysteresis			200		mV
V <sub>BATSHT_DEG</sub>	Deglitch on both edge			1		μS



 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, \, 0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}, \, \text{typical values are at T}_{\text{A}} = 25^{\circ}\text{C}, \, \text{with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW CHARGE	CURRENT COMPARATOR					
V <sub>LC</sub>	Low charge current (average) falling threshold to force into nonsynchronous mode	Measure on V <sub>(SRP-SRN)</sub>		1.25		mV
V <sub>LC_HYS</sub>	Low charge current rising hysteresis			1.25		mV
$V_{LC\_DEG}$	Deglitch on both edge			1		μS
VREF REGULA	TOR					
$V_{VREF\_REG}$	VREF regulator voltage	$V_{VCC} > V_{UVLO}$ , (0- to 35-mA load)	3.267	3.3	3.333	V
I <sub>VREF_LIM</sub>	VREF current limit	$V_{VREF} = 0 V, V_{VCC} > V_{UVLO}$	35			mA
REGN REGULA	ATOR					
$V_{REGN\_REG}$	REGN regulator voltage	$V_{VCC}$ > 10 V, CE = HIGH, (0- to 40-mA load)	5.7	6	6.3	V
I <sub>REGN_LIM</sub>	REGN current limit	V <sub>REGN</sub> = 0 V, V <sub>VCC</sub> > V <sub>UVLO</sub> , CE = HIGH	40			mA
TTC INPUT AN	D SAFETY TIMER					
T <sub>PRECHG</sub>	Precharge safety timer range <sup>(1)</sup>	Precharge time before fault occurs	1440	1800	2160	s
T <sub>CHARGE</sub>	Fast charge safety timer range, with +/- 10% accuracy <sup>(1)</sup>	Tchg = $C_{TTC} \times K_{TTC}$	1		10	h
	Fast charge timer accuracy <sup>(1)</sup>	0.01 μF ≤ C <sub>TTC</sub> ≤ 0.11 μF	-10%		10%	
K <sub>TTC</sub>	Timer multiplier			5.6		min/nF
	TTC low threshold	V <sub>TTC</sub> below this threshold disables the safety timer and termination			0.4	V
	TTC oscillator high threshold			1.5		V
	TTC oscillator low threshold			1		V
	TTC source/sink current		45	50	55	μА
BATTERY SWI	TCH (BATFET) DRIVER					
R <sub>DS BAT OFF</sub>	BATFET turnoff resistance	V <sub>ACN</sub> > 5 V			150	Ω
R <sub>DS BAT ON</sub>	BATFET turnon resistance	V <sub>ACN</sub> > 5 V			20	kΩ
V <sub>BATDRV_REG</sub>	BATFET drive voltage	$V_{\rm BATDRV\_REG} = V_{\rm ACN} - V_{\rm BATDRV}$ when $V_{\rm ACN} > 5$ V and BATFET is on	4.2		7	٧
AC SWITCH (A	CFET) DRIVER					
R <sub>DS_AC_OFF</sub>	ACFET turnoff resistance	V <sub>VCC</sub> > 5 V			30	Ω
R <sub>DS_AC_ON</sub>	ACFET turnon resistance	V <sub>VCC</sub> > 5 V			20	kΩ
V <sub>ACDRV_REG</sub>	ACFET drive voltage	$V_{ACDRV\_REG}$ = $V_{VCC}$ - $V_{ACDRV}$ when $V_{VCC}$ > 5 V and ACFET is on	4.2		7	٧
AC / BAT MOS	FET DRIVERS TIMING					
	Driver dead time	Dead time when switching between AC and BAT		10		μS
BATTERY DET	ECTION					
t <sub>WAKE</sub>	Wake time	Max time charge is enabled		500		ms
I <sub>WAKE</sub>	Wake current	$R_{SENSE} = 10 \text{ m}\Omega$	50	125	200	mA
t <sub>DISCHARGE</sub>	Discharge time	Maximum time discharge current is applied		1		s
I <sub>DISCHARGE</sub>	Discharge current			8		mA
I <sub>FAULT</sub>	Fault current after a timeout fault			2		mA
V <sub>WAKE</sub>	Wake threshold (with-respect-to V <sub>REG</sub> )	Voltage on VFB to detect battery absent during wake		50		mV
V <sub>DISCH</sub>	Discharge threshold	Voltage on VFB to detect battery absent during discharge		1.55		٧
		<u> </u>				

<sup>(1)</sup> Verified by design.



 $5 \text{ V} \leq V_{VCC} \leq 28 \text{ V}, 0^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C}, \text{ typical values are at } T_{A} = 25^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM HIGH-SID	E DRIVER (HIDRV)					
R <sub>DS_HI_ON</sub>	High-side driver (HSD) turnon resistance	V <sub>BTST</sub> – V <sub>PH</sub> = 5.5 V		3.3	6	Ω
R <sub>DS_HI_OFF</sub>	High-side driver turnoff resistance	$V_{BTST} - V_{PH} = 5.5 \text{ V}$		1	1.3	Ω
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	$V_{\text{BTST}} - V_{\text{PH}}$ when low side refresh pulse is requested	4	4.2		V
PWM LOW-SID	E DRIVER (LODRV)					
R <sub>DS_LO_ON</sub>	Low-side driver (LSD) turnon resistance			4.1	7	Ω
R <sub>DS_LO_OFF</sub>	Low-side driver turnoff resistance			1	1.4	Ω
PWM DRIVERS	TIMING				•	
	Driver dead time	Dead time when switching between LSD and HSD, no load at LSD and HSD		30		ns
PWM OSCILLA	TOR					
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of VCC		7%		
	PWM switching frequency <sup>(1)</sup>		510	600	690	kHz
INTERNAL SOF	T START (8 steps to regulation cur	rent ICHG)			·	
	Soft-start steps			8		step
	Soft-start step time			1.6		ms
CHARGER SEC	TION POWER-UP SEQUENCING					
	Charge-enable delay after power up	Delay from CE = 1 to charger is allowed to turn on		1.5		s
LOGIC IO PIN O	CHARACTERISTICS (CE, STAT1, ST	AT2, <del>PG</del> )				
$V_{IN\_LO}$	CE input low threshold voltage				0.8	V
V <sub>IN_HI</sub>	CE input high threshold voltage		2.1			
V <sub>BIAS_CE</sub>	CE input bias current	$V = 3.3 \text{ V}$ (CE has internal 1-M $\Omega$ pulldown resistor)			6	μА
V <sub>OUT_LO</sub>	STAT1, STAT2, PG output-low saturation voltage	Sink Current = 5 mA			0.5	V
I <sub>OUT HI</sub>	Leakage current	V = 32 V			1.2	μA

## 8.6 Typical Characteristics


**Table 1. Table of Graphs** 

	FIGURE
REF REGN and $\overline{PG}$ Power Up (CE = 1)	Figure 1
Charge Enable	Figure 2
Current Soft Start (CE = 1)	Figure 3
Charge Disable	Figure 4
Continuous Conduction Mode Switching Waveforms	Figure 5
Cycle-by-Cycle Synchronous to Nonsynchronous	Figure 6
100% Duty and Refresh Pulse	Figure 7
Transient System Load (DPM)	Figure 8
Battery Insertion	Figure 9
Battery-to-Ground Short Protection	Figure 10
Battery-to-Ground Short Transition	Figure 11
Efficiency vs Output Current	Figure 12
















## 9 Detailed Description

#### 9.1 Overview

The BQ2461x device is a stand-alone, integrated Li-ion or Li-polymer battery charger. The device employs a switched-mode synchronous buck PWM controller with constant switching frequency. The device controls external switches to prevent battery discharge back to the input, connect the adapter to the system, and connect the battery to the system using 6-V gate drives for better system efficiency. The BQ2461x features Dynamic Power Management (DPM) which reduces battery charge current when the input power limit is reached to avoid overloading the AC adapter when supplying current to the system and the battery charger simultaneously. A highly accurate current-sense amplifier enables precise measurement of input current from the AC adapter to monitor the overall system power. The input current limit can be configured through the ACSET pin of the device.

The BQ2461x has a battery detect scheme that allows it to automatically detect the presence and absence of a battery. When the battery is detected, charging begins in one of three phases (depending upon battery voltage): precharge, constant current (fast-charge current regulation), and constant voltage (fast-charge voltage regulation). The device will terminate charging when the termination current threshold has been reached and will begin a recharge cycle when the battery voltage has dropped below the recharge threshold ( $V_{RECHG}$ ). Precharge, constant current, and termination current can be configured through the ISET1 and ISET2 pins, allowing for flexibility in battery charging profile. During charging, the integrated fault monitors of the device, such as battery overvoltage protection, battery short detection ( $V_{BATSHT}$ ), thermal shutdown (internal  $T_{SHUT}$  and  $T_{SHUT}$ 

The BQ2461x has three status pins (STAT1, STAT2, and  $\overline{PG}$ ) to indicate the charging status and input voltage (AC adapter) status. These pins can be used to drive LEDs or communicate with a host processor.





Figure 14. Typical Charging Profile



#### 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Battery Voltage Regulation

The BQ2461x uses a high-accuracy voltage bandgap and regulator for the high charging voltage accuracy. The charge voltage is programmed through a resistor divider from the battery to ground, with the midpoint tied to the VFB pin. The voltage at the VFB pin is regulated to 2.1 V, giving the following equation for the regulation voltage:

$$V_{BAT} = 2.1 \text{ V } \times \left[1 + \frac{R2}{R1}\right],$$

where

• R2 is connected from VFB to the battery and R1 is connected from VFB to GND. (1)

#### 9.3.2 Battery Current Regulation

The ISET1 input sets the maximum fast-charging current. Battery charge current is sensed by resistor  $R_{SR}$  connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 100 mV. Thus, for a 10-m $\Omega$  sense resistor, the maximum charging current is 10 A. The equation for charge current is:

$$I_{CHARGE} = \frac{V_{ISET1}}{20 \times R_{SR}}$$
 (2)

 $V_{\text{ISET1}}$ , the input voltage range of ISET1, is from 0 V to 2 V. The SRP and SRN pins are used to sense voltage across  $R_{\text{SR}}$  with default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger sense resistor gives a larger sense voltage and a higher regulation accuracy, but at the expense of higher conduction loss.

#### 9.3.3 Input Adapter Current Regulation

The total input from an AC adapter or other DC source is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the battery charger reduces the charging current when the input current exceeds the input current limit set by ACSET. The current capability of the AC adapter can be lowered, reducing system cost.

Similar to setting battery regulation current, adapter current is sensed by resistor R<sub>AC</sub> connected between ACP and ACN. Its maximum value is set by ACSET using Equation 3:

$$I_{DPM} = \frac{V_{ACSET}}{20 \times R_{AC}}$$
 (3)

 $V_{ACSET}$ , the input voltage range of ACSET, is from 0 V to 2 V. The ACP and ACN pins are used to sense voltage across  $R_{AC}$  with default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger the sense resistor gives a larger sense voltage and a higher regulation accuracy, but at the expense of higher conduction loss.

#### 9.3.4 Precharge

On power up, if the battery voltage is below the  $V_{LOWV}$  threshold, the BQ2461x applies the precharge current to the battery. This feature is intended to revive deeply discharged cells. If the  $V_{LOWV}$  threshold is not reached within 30 minutes of initiating precharge, the charger turns off and a FAULT is indicated on the status pins.

The precharge current is determined by the voltage, V<sub>ISET2</sub>, on the ISET2 pin.

$$I_{PRECHARGE} = \frac{V_{ISET2}}{100 \times R_{SR}}$$
(4)

#### 9.3.5 Charge Termination, Recharge, and Safety Timer

The BQ2461x monitors the charging current during the voltage regulation phase. When  $V_{TTC}$  is valid, termination is detected while the voltage on the VFB pin is higher than the  $V_{RECH}$  threshold AND the charge current is less than the  $I_{TERM}$  threshold, as calculated in Equation 5:



$$I_{TERM} = \frac{V_{ISET2}}{100 \times R_{SR}}$$
 (5)

The input voltage of ISET2 is from 0 V to 2 V. The minimum precharge/termination current is clamped to be around 125 mA with default  $10\text{-m}\Omega$  sensing resistor. As a safety backup, the BQ2461x also provides a programmable charge timer. The charge time is programmed by the capacitor connected between the TTC pin and GND, and is given by Equation 6

$$t_{CHARGE} = C_{TTC} \times K_{TTC}$$

where

- C<sub>TTC</sub> (range from 0.01 μF to 0.11 μF to give 1- to 10-h safety time) is the capacitor connected from TTC pin to GND.
- K<sub>TTC</sub> is the constant multiplier (5.6 min/nF). (6)

A new charge cycle is initiated and safety timer is reset when one of the following conditions occurs:

- The battery voltage falls below the recharge threshold.
- A power-on-reset (POR) event occurs.
- CE is toggled.

The TTC pin may be taken LOW to disable termination and to disable the safety timer. If TTC is pulled to VREF, the BQ2461x continues to allow termination, but disables the safety timer. TTC taken low resets the safety timer. When ACOV, VCCLOWV, and SLEEP mode resume normal, the safety timer is reset.

#### 9.3.6 Power Up

The BQ2461x uses a SLEEP comparator to determine the source of power on the VCC pin, because VCC can be supplied either from the battery or the adapter. If the VCC voltage is greater than the SRN voltage, BQ2461x enables the ACFET and disables BATFET. If all other conditions are met for charging, the BQ2461x then attempts to charge the battery (see *Enable and Disable Charging*). If the SRN voltage is greater than VCC, indicating that the battery is the power source, the BQ2461x enables the BATFET and enters a low quiescent current (<15 µA) SLEEP mode to minimize current drain from the battery.

If VCC is below the UVLO threshold, the device is disabled, ACFET turns off and BATFET turns on.

#### 9.3.7 Enable and Disable Charging

The following conditions must be valid before charge is enabled:

- CE is HIGH.
- The device is not in undervoltage lockout (UVLO) and not in VCCLOWV mode.
- The device is not in SLEEP mode.
- The VCC voltage is lower than the AC overvoltage threshold (VCC < V<sub>ACOV</sub>).
- 30-ms delay is complete after initial power up.
- The REGN LDO and VREF LDO voltages are at the correct levels.
- Thermal shut (TSHUT) is not valid.
- TS fault is not detected.

One of the following conditions will stop ongoing charging:

- CE is LOW.
- Adapter is removed, causing the device to enter UVLO, VCCLOWV, or SLEEP mode.
- Adapter is over voltage.
- · The REGN or VREF LDO is overloaded.
- TSHUT IC temperature threshold is reached (145°C on rising edge with 15°C hysteresis).
- TS voltage goes out of range, indicating the battery temperature is too hot or too cold.
- TTC safety timer out.



#### 9.3.8 System Power Selector

The BQ2461x automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or during SLEEP mode. The battery is disconnected from the system and then the adapter is connected to the system 30 ms after exiting SLEEP. An automatic break-before-make logic prevents shoot-through currents when the selectors switch.

The  $\overline{\text{ACDRV}}$  is used to drive a pair of back-to-back P-channel power MOSFETs between the adapter and ACP with sources connected together and to VCC. The FET connected to the adapter prevents reverse discharge from the battery to the adapter when turned off. The P-channel FET with the drain connected to the adapter input provides reverse battery discharge protection when off; and also minimizes system power dissipation with its low  $r_{DS(on)}$ , compared to a Schottky diode. The other P-channel FET connected to ACP separates the battery from the adapter, and  $\overline{\text{provides}}$  a limited dl/dt when connecting the adapter to the system by controlling the FET turnon time. The  $\overline{\text{BATDRV}}$  controls a P-channel power MOSFET placed between BAT and the system.

When the adapter is not detected,  $\overline{\text{ACDRV}}$  is pulled to VCC to keep ACFET off, disconnecting the adapter from system. BATDRV stays at ACN-6V to connect the battery to the system.

Approximately 30 ms after the device comes out of SLEEP mode, the system begins to switch from the battery to the adapter. The break-before-make logic keeps both ACFET and BATFET off for 10 µs before ACFET turns on. This prevents shoot-through current or any large discharging current from going into the battery. BATDRV is pulled up to ACN and the ACDRV pin is set to VCC-6V by an internal regulator to turn on P-channel ACFET, connecting the adapter to the system.

When the adapter is removed, the system waits until VCC drops back to within 200 mV above SRN to switch from the adapter back to the battery. The break-before-make logic still keeps 10  $\mu$ s dead time. The ACDRV is pulled up to VCC and the BATDRV pin is set to ACN-6V by an internal regulator to turn on P-channel BATFET, connecting the battery to the system.

Asymmetrical gate drive (fast turnoff and slow turnon) for the  $\overline{ACDRV}$  and  $\overline{BATDRV}$  drivers provides fast turnoff and slow turnon of the ACFET and BATFET to help the break-before-make logic and to allow a soft start at turnon of either FET. The soft-start time can be further increased by putting a capacitor from gate to source of the P-channel power MOSFETs.

#### 9.3.9 Automatic Internal Soft-Start Charger Current

The charger automatically soft starts the charger regulation current every time the charger goes into fast charge to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft start consists of stepping-up the charge regulation current into eight evenly divided steps up to the programmed charge current. Each step lasts around 1.6 ms, for a typical rise time of 12.8 ms. No external components are needed for this function.

#### 9.3.10 Converter Operation

The synchronous buck PWM converter uses a fixed-frequency voltage mode with feed-forward control scheme. A type-III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 12 kHz to 17 kHz for BQ2461x, where the resonant frequency,  $f_o$ , is given by:

$$f_{\rm o} = \frac{1}{2\pi \sqrt{L_{\rm o}C_{\rm o}}} \tag{7}$$

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty cycle of the converter. The ramp height is 7% of the input adapter voltage, making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 300 mV in order to allow zero-percent duty cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the sawtooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate-drive logic allows achieving 99.5% duty cycle while ensuring the N-channel



upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.2 V for more than 3 cycles, then the high-side N-channel power MOSFET is turned off and the low-side N-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below 4.2 V, and the reset pulse is reissued.

The fixed-frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. Also see *Application and Implementation* for how to select the inductor, capacitor, and MOSFET.

#### 9.3.11 Synchronous and Nonsynchronous Operation

The charger operates in synchronous mode when the SRP-SRN voltage is above 5 mV (0.5-A inductor current for a 10 m $\Omega$  sense resistor). During synchronous mode, the internal gate-drive logic ensures there is break-before-make complimentary switching to prevent shoot-through currents. During the 30 ns dead time where both FETs are off, the body diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn on keeps the power dissipation low, and allows safely charging at high currents. During synchronous mode, the inductor current is always flowing and the converter operates in Continuous Conduction Mode (CCM), creating a fixed two-pole system.

The charger operates in nonsynchronous mode when the SRP-SRN voltage is below 5 mV (0.5-A inductor current for a  $10\text{-m}\Omega$  sense resistor). The charger is forced into nonsynchronous mode when battery voltage is lower than 2 V or when the average SRP-SRN voltage is lower than 1.25 mV.

During nonsynchronous operation, the body diode of lower-side MOSFET can conduct the positive inductor current after the high-side N-channel power MOSFET turns off. When the load current decreases and the inductor current drops to zero, the body diode is turned off and the inductor current becomes discontinuous. This mode is called Discontinuous Conduction Mode (DCM). During DCM, the low-side N-channel power MOSFET turns on for around 80 ns when the bootstrap capacitor voltage drops below 4.2 V; then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80-ns low-side MOSFET on-time is required to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular DC-DC converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high- and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring.

At very low currents during nonsynchronous operation, there may be a small amount of negative inductor current during the 80-ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance. Whenever the converter goes into zero-percent duty cycle, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (only 80 ns recharge pulse) either, and there is almost no discharge from the battery.

During the DCM mode, the loop response automatically changes and has a single-pole system at which the pole is proportional to the load current because the converter does not sink current and only the load provides a current sink. This means at very low currents, the loop response is slower, as there is less sinking current available to discharge the output voltage.

#### 9.3.12 Cycle-by-Cycle Charge Undercurrent Protection

If the SRP-SRN voltage decreases below 5 mV (the charger is also forced into nonsynchronous mode when the average SRP-SRN voltage is lower than 1.25 mV), the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current. During DCM, the low-side FET only turns on for around 80 ns when the bootstrap capacitor voltage drops below 4.2 V to provide refresh charge for the bootstrap capacitor. This is important to prevent negative inductor current from causing a boost effect in which the input voltage increases, as power is transferred from the battery to the input capacitors and leads to an overvoltage stress on the VCC node and potentially causes damage to the system.

## 9.3.13 Input Overvoltage Protection (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. Once the adapter voltage reaches the ACOV threshold, charge is disabled and the system is switched to the battery instead of the adapter.



#### 9.3.14 Input Undervoltage Lockout (UVLO)

The system must have a minimum VCC voltage to allow proper operation. This VCC voltage could come from either input adapter or battery, because a conduction path exists from the battery to VCC through the high-side NMOS body diode. When VCC is below the UVLO threshold, all circuits on the IC are disabled, and the gate-drive bias to ACFET and BATFET is disabled.

#### 9.3.15 Battery Overvoltage Protection

The converter does not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an overvoltage condition, such as occurs when the load is removed or the battery is disconnected. An 8-mA current sink from SRP to GND is on only during charge and allows discharging the stored output inductor energy that is transferred to the output capacitors. BATOVP also suspends the safety timer.

#### 9.3.16 Cycle-by-Cycle Charge Overcurrent Protection

The charger has a secondary cycle-to-cycle overcurrent protection. It monitors the charge current, and prevents the current from exceeding 160% of the programmed charge current. The high-side gate drive turns off when the overcurrent is detected, and automatically resumes when the current falls below the overcurrent threshold.

#### 9.3.17 Thermal Shutdown Protection

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As an added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C; then the charger will soft start again if all other enable charge conditions are valid. Thermal shutdown also suspends the safety timer.

#### 9.3.18 Temperature Qualification

The controller continuously monitors battery temperature by measuring the voltage between the TS pin and GND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the  $V_{LTF}$  to  $V_{HTF}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and the safety timer, and waits until the battery temperature is within the  $V_{LTF}$  to  $V_{HTF}$  range. During the charge cycle, the battery temperature must be within the  $V_{LTF}$  to  $V_{TCO}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{LTF}$  to  $V_{HTF}$  range. The controller suspends charge by turning off the PWM charge FETs. Figure 15 summarizes the operation.




Figure 15. TS Pin, Thermistor Sense Thresholds



Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 20, the value RT1 and RT2 can be determined by using the following equations:

$$RT2 = \frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{V_{LTF}} - \frac{1}{V_{TCO}}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{V_{TCO}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{V_{LTF}} - 1\right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(8)

For example, 103AT NTC thermistors are used to monitor the battery pack temperature. Select  $T_{COLD} = 0^{\circ}C$  and  $T_{CUT\_OFF} = 45^{\circ}C$ ; then we get  $R_{T2} = 430 \text{ k}\Omega$ ,  $R_{T1} = 9.31 \text{ k}\Omega$ . A small RC filter is suggested to use for system-level ESD protection.




Figure 16. TS Resistor Network

#### 9.3.19 Timer Fault Recovery

The BQ2461x provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition 1: The battery voltage is above the recharge threshold and a timeout fault occurs.

**Recovery Method:** The timer fault clears when the battery voltage falls below the recharge threshold, and battery detection will begin. Taking CE low or a POR condition also clears the fault.

Condition 2: The battery voltage is below the recharge threshold and a timeout fault occurs.

**Recovery Method:** Under this scenario, the BQ2461x applies the I<sub>FAULT</sub> current to the battery. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, the BQ2461x disables the fault current and executes the recovery method described in Condition 1. Taking CE low or a POR condition also clears the fault.

#### 9.3.20 **PG** Output

The open-drain  $\overline{PG}$  (power-good) output indicates whether the VCC voltage is valid or not. The open-drain FET turns on whenever BQ2461x has a valid VCC input (not in UVLO or ACOV or SLEEP mode). The  $\overline{PG}$ pin can be used to drive an LED or communicate to the host processor.



## 9.3.21 CE (Charge Enable)

The CE digital input is used to disable or enable the charge process. A high-level signal on this pin enables charge, provided all the other conditions for charge are met (see *Enable and Disable Charging*). A high-to-low transition on this pin also resets all timers and fault conditions. There is an internal 1-M $\Omega$  pulldown resistor on the CE pin, so if CE is floated the charge does not turn on.

#### 9.3.22 Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the Table 2. These status pins can be used to drive LEDs or communicate with the host processor. OFF indicates that the open-drain transistor is turned off.

Table 2. STAT Pin Definition for BQ2461x

CHARGE STATE	STAT1	STAT2
Charge in progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, timer fault, overvoltage, sleep mode, battery absent	OFF	OFF



#### 9.3.23 Battery Detection

For applications with removable battery packs, BQ2461x provides a battery-absent detection scheme to reliably detect insertion or removal of battery packs.




Figure 17. Battery Detection Flow Chart

Once the device has powered up, an 8-mA discharge current is applied to the SRN terminal. If the battery voltage falls below the LOWV threshold within 1 second, the discharge source is turned off, and the charger is turned on at low charge current (125 mA). If the battery voltage rises above the recharge threshold within 500 ms, there is no battery present and the cycle restarts. If either the 500-ms or 1-second timer times out before its respective threshold is hit, a battery is detected and a charge cycle is initiated.

25






Figure 18. Battery Detect Timing Diagram

Ensure that the total output capacitance at the battery node is not so large that the discharge current source cannot pull the voltage below the LOWV threshold during the 1-second discharge time. The maximum output capacitance can be calculated as follows:

$$C_{MAX} = \frac{I_{DISCH} \times t_{DISCH}}{0.5 \times \left[1 + \frac{R_2}{R_1}\right]}$$

#### where

- C<sub>MAX</sub> is the maximum output capacitance.
- I<sub>DISCH</sub> is the discharge current.
- t<sub>DISCH</sub> is the discharge time.
- R<sub>2</sub> and R<sub>1</sub> are the voltage feedback resistors from the battery to the VFB pin.

The 0.5 factor is the difference between the RECHARGE and the LOWV thresholds at the VFB pin.

#### **Example**

For a 3-cell Li+ charger, with R2 = 500 k $\Omega$ , R1 = 100 k $\Omega$  (giving 12.6 V for voltage regulation),  $I_{DISCH}$  = 8 mA,  $t_{DISCH}$  = 1 second,

$$C_{MAX} = \frac{8mA \times 1sec}{0.5 \times \left[1 + \frac{500k}{100k}\right]} = 2.7 \text{ mF}$$
(11)

Based on these calculations, no more than 2.7 mF should be allowed on the battery node for proper operation of the battery detection circuit.



#### 9.4 Device Functional Modes




Figure 19. Device Operation Flow Chart



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


#### 10.1 Application Information

The BQ2461x battery charger is ideal for high current charging (up to 10 A) and can charge battery packs consisting of single cells or multiple cells in series. The BQ24610EVM evaluation module is a complete charge module for evaluating the BQ2461x. The application curves were taken using the BQ24610EVM. Refer to the EVM user's guide (SLUU396) for EVM information.

#### 10.2 Typical Applications

#### 10.2.1 System with Power Path

BQ24610 can be configured for Power Path applications, where input source can be used to power both system as well as charge the battery. If input source is removed, then battery is automatically connected to the system. Figure 20 shows typical schematic when using BQ24610 with Power Path, input current regulation and input reverse protection FET.



VIN = 19 V, 3-cell, I<sub>adapter\_limit</sub> = 4 A, I<sub>charge</sub> = 3 A, I<sub>pre-charge</sub> = I<sub>term</sub> = 0.3 A, 5-hour saftey timer

Figure 20. System Schematic with Power Path



### **Typical Applications (continued)**

#### 10.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
AC adapter voltage (VIN)	19 V
AC adapter current limit	4 A
Battery charge voltage (number of cells in series)	12.6 V (3 cells)
Battery charge current (during constant current phase)	3 A
Precharge and termination current	0.3 A
Safety timer	5 hours

#### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Inductor Selection

The BQ2461x has 600-kHz switching frequency to allow the use of small inductor and capacitor values. Inductor saturation current should be higher than the charging current (I<sub>CHG</sub>) plus half the ripple current (I<sub>RIPPLE</sub>):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE}$$
 (12)

The inductor ripple current depends on input voltage  $(V_{IN})$ , duty cycle  $(D = V_{OUT}/V_{IN})$ , switching frequency  $(f_s)$  and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_{S} \times L}$$
(13)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for a 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is a 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20%–40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

The BQ2461x has cycle-by-cycle charge undercurrent protection (UCP) by monitoring the charging-current sensing resistor to prevent negative inductor current. The typical UCP threshold is 5-mV falling edge corresponding to 0.5-A falling edge for a  $10\text{-m}\Omega$  charging-current sensing resistor.

#### 10.2.1.2.2 Input Capacitor

The input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst-case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst-case capacitor RMS current I<sub>CIN</sub> occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(14)

A low-ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. The voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V or higher-rating capacitor is preferred for 20-V input voltage.  $10-\mu F$  to  $20-\mu F$  capacitance is suggested for typical of 3-A to 4-A charging current.

#### 10.2.1.2.3 Output Capacitor

Output capacitor also should have enough ripple-current rating to absorb the output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(15)



The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{o} = \frac{1}{8LCf_{s}^{2}} \left( V_{BAT} - \frac{V_{BAT}^{2}}{V_{IN}} \right)$$
 (16)

At a certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The BQ2461x has an internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 12 kHz and 17 kHz. The preferred ceramic capacitor has a 25-V or higher rating, X7R or X5R for 4-cell application.

#### 10.2.1.2.4 Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6 V of gate drive voltage. 30-V or higher-voltage rating MOSFETs are preferred for 20-V input voltage and 40-V or higher-rating MOSFETs are preferred for 20-V to 28-V input voltage.

Figure-of-merit (FOM) is usually used for selecting the proper MOSFET based on a tradeoff between the conduction loss and switching loss. For a top-side MOSFET, FOM is defined as the product of the MOSFET ON-resistance,  $r_{DS(on)}$ , and the gate-to-drain charge,  $Q_{GD}$ . For a bottom-side MOSFET, FOM is defined as the product of the MOSFET ON-resistance,  $r_{DS(on)}$ , and the total gate charge,  $Q_{G}$ .

$$FOM_{top} = R_{DS(on)} \times Q_{GD} \qquad FOM_{bottom} = R_{DS(on)} \times Q_{G}$$
(17)

The lower the FOM value, the lower the total power loss. Usually lower  $r_{DS(on)}$  has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle (D =  $V_{OUT}/V_{IN}$ ), charging current ( $I_{CHG}$ ), the MOSFET ON-resistance  $t_{DS(on)}$ ), input voltage ( $V_{IN}$ ), switching frequency ( $f_S$ ), turnon time ( $t_{on}$ ) and turnoff time ( $t_{off}$ ):

$$P_{top} = D \times I_{CHG}^{2} \times R_{DS(on)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{on} + t_{off}) \times f_{S}$$
(18)

The first item represents the conduction loss. Usually MOSFET  $r_{DS(on)}$  increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turnon and turnoff times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, t_{off} = \frac{Q_{SW}}{I_{off}}$$

where

- Q<sub>sw</sub> is the switching charge.
- I<sub>on</sub> is the turnon gate-driving current.
- I<sub>off</sub> is the turnoff gate driving current. (19)

If the switching charge is not given in the MOSFET data sheet, it can be estimated by gate-to-drain charge ( $Q_{GD}$ ) and gate-to-source charge ( $Q_{GS}$ ):

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS}$$
 (20)

Total gate-driving current can be estimated by the REGN voltage ( $V_{REGN}$ ), MOSFET plateau voltage ( $V_{plt}$ ), total turnon gate resistance ( $R_{on}$ ), and turnoff gate resistance ( $R_{off}$ ) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, I_{off} = \frac{V_{plt}}{R_{off}}$$
(21)

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous CCM:

$$P_{\text{bottom}} = (1 - D) \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}}$$
(22)



If the SRP-SRN voltage decreases below 5 mV (the charger is also forced into nonsynchronous mode when the average SRP-SRN voltage is lower than 1.25 mV), the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current.

As a result, all the freewheeling current goes through the body diode of the bottom-side MOSFET. The maximum charging current in nonsynchronous mode can be up to 0.9 A (0.5 A typical) for a  $10\text{-m}\Omega$  charging-current sensing resistor, considering IC tolerance. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum nonsynchronous-mode charging current.

MOSFET gate-driver power loss contributes to the dominant losses on the controller IC when the buck converter is switching. Choosing the MOSFET with a small  $Q_q$  total reduces the IC power loss to avoid thermal shutdown.

$$P_{ICLoss\_driver} = V_{IN} \cdot Q_{g\_total} \cdot f_s$$

where

Q<sub>q total</sub> is the total gate charge for both upper and lower MOSFETs at 6-V V<sub>REGN</sub>.

#### 10.2.1.2.5 Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a secondorder system. The voltage spike at the VCC pin may be beyond the IC maximum voltage rating and damage the IC. The input filter must be carefully designed and tested to prevent an overvoltage event on the VCC pin. The ACP/ACN pins must be placed after the input ACFET in order to avoid overvoltage stress on these pins during hot plug-in.

There are several methods for damping or limiting the overvoltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high-current capability TVS Zener diode can also limit the overvoltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost-effective and small size-solution is shown in Figure 21. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used for reverse voltage protection for the VCC pin (it can be the body diode of input ACFET). C2 is VCC pin decoupling capacitor and it should be placed as close as possible to the VCC pin. R2 and C2 form a damping RC network to further protect the IC from high dv/dt and high-voltage spike. The C2 value should be less than the C1 value so R1 can be dominant over the ESR of C1 to get enough damping effect for hot plug-in. The R1 and R2 packages must be sized to handle in-rush current power loss according to resistor manufacturer's datasheet. The filter component values always must be verified with the real application and minor adjustments may be needed to fit in the real application circuit.




Figure 21. Input Filter

#### 10.2.1.2.6 Inductor, Capacitor, and Sense Resistor Selection Guidelines

The BQ2461x provides internal loop compensation. With this scheme, best stability occurs when the LC resonant frequency, f<sub>o</sub>, is approximately 12 kHz to 17 kHz for BQ2461x.

Table 4 provides a summary of typical LC components for various charge currents:



# Table 4. Typical Inductor, Capacitor, and Sense Resistor Values as a Function of Charge Current for BQ2461x (600-kHz Switching Frequency)


CHARGE CURRENT	2 A	4 A	6 A	8 A	10 A
Output inductor L <sub>O</sub>	6.8 μΗ	6.8 μΗ	4.7 μΗ	3.3 μΗ	3.3 μΗ
Output capacitor C <sub>O</sub>	20 μF	20 μF	30 μF	40 μF	40 μF
Sense resistor	10 mΩ				

## Table 5. Component List for Typical System Circuit of Figure 20

PART DESIGNATOR	QTY	DESCRIPTION
Q1, Q2, Q3	3	P-channel MOSFET, -30 V, -35 A, PowerPAK 1212-8, Vishay-Siliconix, Si7617DN
Q4, Q5	2	N-channel MOSFET, 30 V, 12 A, PowerPAK 1212-8, Vishay-Siliconix, Sis412DN
D1	1	Diode, dual Schottky, 30 V, 200 mA, SOT23, Fairchild, BAT54C
D2, D3, D4	3	LED diode, green, 2.1 V, 20 mA, LTST-C190GKT
R <sub>AC</sub> , R <sub>SR</sub>	2	Sense resistor, 10 m $\Omega$ , 2010, Vishay-Dale, WSL2010R0100F
L1	1	Inductor, 6.8 μH, 5.5A, Vishay-Dale IHLP2525CZ
C8, C9, C12, C13	4	Capacitor, ceramic, 10 µF, 35 V, 20%, X7R
C4, C5	2	Capacitor, ceramic, 1 µF, 16 V, 10%, X7R
C1, C3, C6, C11	4	Capacitor, ceramic, 0.1 µF, 16 V, 10%, X7R
C2, C10	2	Capacitor, ceramic, 0.1 µF, 50 V, 10%, X7R
C7	1	Capacitor, ceramic, 1 µF, 50 V, 10%, X7R
C14, C15 (Optional)	2	Capacitor, ceramic, 0.1 µF, 50 V, 10%, X7R
C16	1	Capacitor, ceramic, 2.2 µF, 35 V, 10%, X7R
C <sub>ff</sub>	1	Capacitor, ceramic, 22 pF, 25 V, 10%, X7R
C <sub>TTC</sub>	1	Capacitor, ceramic, 0.056 µF, 16 V, 5%, X7R
R1, R3, R5, R7	4	Resistor, chip, 100 kΩ, 1/16 W, 0.5%
R2	1	Resistor, chip, 500 k $\Omega$ , 1/16 W, 0.5%
R4	1	Resistor, chip, 32.4 kΩ, 1/16 W, 0.5%
R6	1	Resistor, chip, 10 k $\Omega$ , 1/16 W, 0.5%
R8	1	Resistor, chip, 22.1 kΩ, 1/16 W, 0.5%
R9	1	Resistor, chip, 9.31 kΩ, 1/16 W, 1%
R10	1	Resistor, chip, 430 k $\Omega$ , 1/16 W, 1%
R11, R12, R13, R18, R19	5	Resistor, chip, 10 k $\Omega$ , 1/16 W, 5%
R14, R15 (optional)	2	Resistor, chip, 100 k $\Omega$ , 1/16 W, 5%
R16	1	Resistor, chip, 100 Ω, 1/16 W, 5%
R17	1	Resistor, chip, 10 $\Omega$ , 1/4 W, 5%
R20	1	Resistor, chip, 2 Ω, 1 W, 5%



#### 10.2.1.3 Application Curves



#### 10.2.2 Simplified System without Power Path or DPM

BQ24610 is a standalone 1-6 cell customizable charge controller, and Figure 24 simplified schematic shows if Power Path or DPM features are not required. To disable Power Path, BATDRV can be left floating. External components can be further simplified by using a reverse blocking diode, if back to back reverse protection input FET are not required, and ACDRV can be left floating. If DPM feature is not required, ACN and ACP can be tied to VCC and ACSET can be tied directly to VREF.




Figure 24. Simplified System Schematic without Power Path or DPM

#### 10.2.2.1 Design Requirements

For design requirements, refer to Design Requirements.



#### 10.2.2.2 Detailed Design Procedure

For detailed design procedure, refer to Detailed Design Procedure.

#### 10.2.2.3 Application Curves

For application curves, refer to Application Curves.

#### 10.2.3 Lead-Acid Charging System

Compared to Li-ion batteries, Lead-acid batteries have a wider recharge threshold. The charger begins in CC mode and then switches to CV mode. From Figure 25 charge regulation voltage, and float voltage can be calculated according to Equation 1 where R1 = R15 when Q3 is off, and R1 = R15||R16 when Q3 is on. The circuit uses the STAT2 pin, which is pulled high while the battery is charging, to turn on Q3 and increase the charger's CV regulation point, to the battery's bulk voltage until the charger senses that the current has tapered off. Once the charging current falls below the termination current threshold, STAT2 goes to low impedance. This causes Q3 to turn off, thus lowering the recharge threshold voltage, VRECHG, to the battery's float voltage. When VBAT drops to VRECHG, the charger returns to CC charging and sends a pulse of current to recharge the battery to the bulk voltage and the cycle repeats.




Figure 25. Lead-Acid Charging System Schematic

#### 10.2.3.1 Design Requirements

For design requirements, refer to Design Requirements.

#### 10.2.3.2 Detailed Design Procedure

For detailed design procedure, refer to Detailed Design Procedure.

#### 10.2.3.3 Application Curves

For application curves, refer to Application Curves.



### 11 Power Supply Recommendations

For proper operation of BQ2461x, VCC must be from 5 V to 28 V (BQ24610) or 24 V (BQ24617). To begin charging, VCC must be higher than SRN by at least 500 mV (otherwise, the device will be in sleep mode). TI recommends an input voltage of at least 1.5 V to 2 V higher than the battery voltage, taking into consideration the DC losses in the high-side FET (Rdson), inductor (DCR), and input sense resistor (between ACP and ACN), the body diode drop of RBFET between VCC and input power supply, and battery sense resistor (between SRP and SRN). Power limit for the input supply must be greater than the maximum power required by either the system load or for battery charging (the greater of the two).

#### 12 Layout

#### 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high-frequency current-path loop (see Figure 26) is important to prevent electrical and magnetic field radiation and high-frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout of the PCB according to this specific order is essential.

- 1. Place the input capacitor as close as possible to switching MOSFET supply and ground connections and use the shortest possible copper trace connection. These parts should be placed on the same layer of the PCB instead of on different layers and using vias to make this connection.
- The IC should be placed close to the switching MOSFET gate terminals to keep the gate-drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB from the switching MOSFETs.
- 3. Place the inductor input terminal as close as possible to the switching MOSFET output terminal. Minimize the copper area of this trace to lower electrical and magnetic field radiation, but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging-current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 27 for Kelvin connection for best current accuracy). Place the decoupling capacitor on these traces next to the IC.
- 5. Place the output capacitor next to the sensing resistor output and ground.
- 6. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Route the analog ground separately from the power ground and use a single ground connection to tie the charger power ground to the charger analog ground. Just beneath the IC, use the copper-pour for analog ground, but avoid power pins to reduce inductive and capacitive noise coupling. Connect analog ground to GND. Connect analog ground and power ground together using the thermal pad as the single ground connection point. Or use a 0-Ω resistor to tie analog ground to power ground (thermal pad should tie to analog ground in this case). A star connection under the thermal pad is highly recommended.
- 8. It is critical to solder the exposed thermal pad on the back side of the IC package to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 9. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
- 10. Size and number of all vias must be enough for a given current path.

See the *bq2461x/bq2463x* (HPA422A) Multi-Cell Synchronous Switch-Mode Charger EVM design for the recommended component placement with trace and via locations.

For the QFN information, see Quad Flatpack No-Lead Logic Packages Application Report and QFN and SON PCB Attachment Application Report.



## 12.2 Layout Example





Figure 26. High-Frequency Current Path



To SRP - SRN pin or ACP - ACN pin

Figure 27. Sensing Resistor PCB Layout



#### 13 器件和文档支持

#### 13.1 器件支持

#### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 13.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

表 6. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
BQ24610	单击此处	单击此处	单击此处	单击此处	单击此处
BQ24617	单击此处	单击此处	单击此处	单击此处	单击此处

## 13.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.4 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Drawing		۳٠,	(2)	(6)	(3)		(4/3)	
BQ24610RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OAS	Samples
BQ24610RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OAS	Samples
BQ24617RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFB	Samples
BQ24617RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OFB	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 22-Aug-2020


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24610RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24610RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24617RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 22-Aug-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24610RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24610RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24610RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24610RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24617RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24617RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
BQ24617RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24617RGET	VQFN	RGE	24	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司