

⑤ Registers and counters → Assignment

1) Design a counter with T flip-flops whose count sequence is 0, 2, 4, 5, 3, 1, 0...

= Let $Q_2 Q_1 Q_0$

current state	next state	required		
$Q_2 Q_1 Q_0$	$Q_2 Q_1 Q_0$	T_2	T_1	T_0
0 0 0	0 1 0	0	1	0
0 0 1	0 0 0	0	0	1
0 1 0	1 0 0	1	1	0
0 1 1	0 0 1	0	1	0
1 0 0	1 0 1	0	0	1
1 0 1	0 1 1	1	1	0
1 1 0	x x x	x	x	x
1 1 1	x x x	x	x	x

$T_0 = Q_2 \bar{Q}_1 \bar{Q}_0 + \bar{Q}_2 \bar{Q}_1 Q_0$


$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	0	1	0	0
1	1	0	x	x

$T_1 = \bar{Q}_2 \bar{Q}_0 + Q_2 Q_0 + Q_1$

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	1	0	1	1
1	0	1	x	x

$T_0 = \bar{Q}_2 \bar{Q}_1 Q_0 + Q_2 \bar{Q}_0$

$Q_2 \backslash Q_1 Q_0$	00	01	11	10
0	0	1	0	0
1	1	0	x	x



2) Design a 3 bit up/down counter using negative edge triggered T-FF

Input	Present state	next state	T flip-flop - input
M	Q_2, Q_1, Q_0	Q_2^+, Q_1^+, Q_0^+	T_2, T_1, T_0
0	0 0 0	0 0 1	0 0 1
0	0 0 1	0 1 0	0 1 1
0	0 1 0	0 1 1	0 0 1
0	0 1 1	1 0 0	1 1 1
0	1 0 0	1 0 1	0 0 1
0	1 0 1	1 1 0	0 1 1
0	1 1 0	1 1 1	0 0 1
0	1 1 1	0 0 0	1 1 1
1	0 0 0	1 1 1	1 1 1
1	0 0 1	0 0 0	0 0 1
1	0 1 0	0 0 1	0 1 1
1	0 1 1	0 1 0	0 0 1
1	1 0 0	0 1 1	1 1 1
1	1 0 1	1 0 0	0 0 1
1	1 1 0	1 0 1	0 1 1
1	1 1 1	1 1 0	0 0 1

$\therefore T_0 = 1$

$M \backslash Q_2$	Q_2	Q_1	Q_0
00	0	1	1
01	0	1	1
11	1	0	0
10	1	0	0

$\therefore T_1 = \bar{M}Q_0 + M\bar{Q}_0$


$M \backslash Q_2$	Q_2	Q_1	Q_0
00	0	0	1
01	0	0	1
11	1	0	0
10	1	0	0

$\therefore T_2 = \bar{M}Q_1Q_0 + M\bar{Q}_1\bar{Q}_0$


$$\therefore T_0 = 1$$

$$T_1 = \bar{M} Q_0 + M \bar{Q}_0$$

$$T_2 = \bar{m} Q_1 Q_0 + M Q_1 Q_0$$



3.) The circuit in the figure below is a counter. What is the sequence that this circuit counts in.



= These are negative edge triggered T-Flip-Flops

assuming initial state $Q_0 Q_1 Q_2 = 000$.

Sequence	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	1	1	1

4. 0 0 0
5. 0 0 1
6. 0 1 0
⋮ ⋮

∴ The sequence it follows is $000 \rightarrow 001 \rightarrow 010 \rightarrow 111 \rightarrow 000 \dots$