



مرکز آموزش نیرا سیستم
nirasystem.com

Direct Memory Access (DMA)

Ali Mirghasemi



Introduction

- One critical feature that enhances the efficiency and performance of these microcontrollers is Direct Memory Access (DMA).
- DMA is a hardware-driven mechanism that allows data transfers between peripherals and memory without CPU intervention, thus reducing the CPU's workload and improving system performance.



Application

- **High-Speed Data Transfer**

- DMA is commonly used in applications where high-speed data transfer is crucial, such as audio processing, image processing, and communication protocols like UART, SPI, and I2C.

- **Buffer Management**

- It is employed to efficiently manage data buffers, allowing for seamless data flow between peripherals, memory, and even external devices like SD cards or USB drives.

- **Sensor Data Acquisition**

- STM32F4xx microcontrollers are often used in sensor-based applications. DMA simplifies the acquisition of sensor data by automatically transferring data from sensor registers to memory.

- **Audio and Video Processing**

- In multimedia applications, DMA accelerates the transfer of audio and video data, ensuring smooth playback and real-time processing.



Architecture

- **Channels**
 - STM32F4xx microcontrollers have multiple DMA channels, each associated with specific peripherals or memory regions. These channels can operate independently, allowing simultaneous data transfers.
- **Streams**
 - Each DMA channel can have multiple streams, which further enable flexibility and parallelism. Streams can be configured to transfer data in different directions (peripheral-to-memory, memory-to-peripheral, memory-to-memory).
- **FIFOs**
 - Some STM32F4xx devices feature FIFOs associated with DMA channels, which allow for efficient handling of burst transfers and minimize bus contention.
- **Configuration Registers**
 - Various registers, such as CR (Control), PAR (Peripheral Address), and MAR (Memory Address), are used to configure and control DMA transfers.
- **Interrupts and Flags**
 - DMA operations can generate interrupts and status flags, enabling the CPU to handle events like transfer completion, transfer error, or half-transfer.



Registers

- **DMA_SxCR**
 - Stream Configuration Register, which controls stream operation modes, data transfer direction, and interrupts.
- **DMA_SxPAR**
 - Stream Peripheral Address Register, specifying the peripheral data register address.
- **DMA_SxM0AR** and **DMA_SxM1AR**
 - Stream Memory 0 and Memory 1 Address Registers, specifying the memory addresses for data transfer.
- **DMA_SxNDTR**
 - Stream Number of Data Register, indicating the number of data items to transfer.
- **DMA_LISR** and **DMA_HISR**
 - Low and High Interrupt Status Registers, used to check the status of individual streams for interrupt generation.
- **DMA_LIFCR** and **DMA_HIFCR**
 - Low and High Interrupt Flag Clear Registers, allowing the clearing of interrupt flags.