# **CS1050 – Computer Organizing and Digital Design**

## **Nano Processor**

## Table of Contents

| Lab Tasks                  | 4   |
|----------------------------|-----|
| Components                 | 8   |
| 1. Slow Clock              | 8   |
| 1.1. Design Source File    | 8   |
| 1.2. Elaborate design      | 9   |
| 1.3. Simulation File       | 9   |
| 1.4. Timing Diagram        | .11 |
| 2. Decoder 3 to 8          | .11 |
| 2.1. Design Source File    | .11 |
| 2.2. Elaborate design.     | .13 |
| 2.3. Simulation File       | .13 |
| 2.4. Timing Diagram.       | .15 |
| 3. Register                | .16 |
| 3.1. Design Source File    | .16 |
| 3.2. Elaborate design.     | .17 |
| 3.3. Simulation File       | .17 |
| 3.4. Timing Diagram.       | .20 |
| 4. Register Bank           | .20 |
| 4.1. Design Source File    | .20 |
| 4.2. Elaborate design.     | .24 |
| 4.3. Simulation File       | .24 |
| 4.4. Timing Diagram        | .27 |
| 5. Multiplexer 8 to 1 4bit | .27 |
| 5.1. Design Source File    | .27 |
| 5.2. Elaborate design.     | .29 |
| 5.3. Simulation File       | .29 |

|    | 5.4. Timing Diagram        | 32 |
|----|----------------------------|----|
| 6  | Multiplexer 2 to 1 4bit    | 32 |
|    | 6.1. Design Source File    | 32 |
|    | 6.2. Elaborate design.     | 34 |
|    | 6.3. Simulation File       | 34 |
|    | 6.4. Timing Diagram        | 37 |
| 7. | Program Counter            | 37 |
|    | 7.1. Design Source File    | 37 |
|    | 7.2. Elaborate design.     | 39 |
|    | 7.3. Simulation File       | 39 |
|    | 7.4. Timing Diagram        | 42 |
| 8  | . Program Rom              | 42 |
|    | 8.1. Design Source File    | 42 |
|    | 8.2. Elaborate design      | 44 |
|    | 8.3. Simulation File       | 44 |
|    | 8.4. Timing Diagram        | 47 |
| 9. | Adder-Subtractor Unit 4bit | 47 |
|    | 9.1. Design Source File    | 47 |
|    | 9.2. Elaborate design      | 49 |
|    | 9.3. Simulation File       | 49 |
|    | 9.4. Timing Diagram        | 52 |
| 1  | 0. Instruction Decoder     | 52 |
|    | 10.1. Design Source File   | 52 |
|    | 10.2. Elaborate design     | 55 |
|    | 10.3. Simulation File      | 55 |
|    | 10.4. Timing Diagram       | 58 |
| 1  | 1. Nano Processor          | 58 |
|    | 11.1. Design Source File   | 58 |
|    | 11.2. Elaborate design     | 65 |
|    | 11.3. Simulation File      | 65 |
|    | 11.4. Timing Diagram       | 68 |
| 12 | 2. LUT 16_7                | 68 |
|    | 12.1. Design Source File   |    |
|    |                            |    |

| 12.2. Elaborate design                                   |  |
|--|--|
| 12.3. Simulation File                                    |  |
| 12.4. Timing Diagram                                     |  |
| 13. Rom Address Select (3 bit adder and Mux 2 way 3 bit) |  |
| 13.1. Design Source File                                 |  |
| 13.2. Elaborate design                                   |  |
| 13.3. Simulation File                                    |  |
| 13.4. Timing Diagram                                     |  |
| Optimization77   |  |
| Constrain File79   |  |
| Workload Distribution                                    |  |
| Difficulties we face                                     |  |
| Conclusion   |  |

## Lab Tasks

The primary objective of this lab was to design and implement a simple 4-bit *nanoprocessor* capable of executing a predefined set of instructions. The tasks were divided among team members to ensure collaborative development and integration of multiple components. The following tasks were completed as part of this lab:

#### 1. Design of 4-bit Arithmetic Unit

- Developed a 4-bit adder/subtractor using 2's complement representation.
- Modified the 4-bit Ripple Carry Adder (RCA) from Lab 3 to perform both addition and subtraction based on a control signal.

#### 2. Program Counter and Incrementor

- Implemented a 3-bit Program Counter (PC) using D Flip-Flops with a clear/reset input to allow program restarts.
- Designed a 3-bit adder using a modified 4-bit RCA to increase the PC value on each clock cycle.

## 3. Multiplexer Design

- Built the following multiplexers using previously developed components:
  - o 2-way 3-bit multiplexer
  - o 2-way 4-bit multiplexer
  - o 8-way 4-bit multiplexer (based on the 8-to-1 multiplexer from Lab 4)
- Explored alternative implementation using tri-state buffers.

#### 4. Register Bank

- Developed a register bank containing eight 4-bit registers (R0–R7).
- Hardcoded R0 to hold the constant value 0.
- Incorporated D Flip-Flops with reset inputs to allow global resetting via a pushbutton.
- Used a 3-to-8 decoder (from Lab 4) for register selection.

#### 5. Program ROM

- Extended the ROM-based LUT from Lab 7 to store machine code instructions.
- Hardcoded the Assembly program into ROM to allow instruction fetching during execution.

#### 6. Instruction Decoder

- Designed the instruction decoder to interpret binary instructions and activate appropriate processor components.
- Ensured precise control signal generation for:
  - o Data movement (e.g., MOVI)
  - o Arithmetic operations (e.g., ADD, NEG)
  - o Conditional jumps (e.g., JZR)
- Used minimal activation logic to prevent conflicting operations during instruction execution.

#### 7. Bus System Integration

- Employed 3-bit, 4-bit, and 12-bit labeled buses to connect major components.
- Streamlined wiring and simplified circuit design using clearly labeled buses such as D(3 downto 0), I(11 downto 0), M(3 downto 0), and R(3 downto 0).

## 8. Clock and Control Logic


- Integrated a slow clock (2–3 seconds per tick) to observe the execution of each instruction step-by-step.
- Mapped a push button to reset the PC and register bank simultaneously, allowing a fresh start to the program.

#### 9. Team Collaboration

- Tasks were distributed among the five team members to encourage parallel development.
- Regular integration sessions were conducted to ensure seamless merging of independently developed modules.
- Communication and documentation were maintained throughout the development cycle for effective coordination

## Instruction Set

| Instruction | Description  | Format (12-bit instruction)   |
|-------------|--|-------------------------------|
| MOVI R, d   | Move immediate value d to register R, i.e., $R << d$ $R \in [0, 7], d \in [0, 15]$                                 | 1 0 R R R 0 0 0 d d d d       |
| ADD Ra, Rb  | Add values in registers Ra and Rb and store the result in Ra, i.e., $Ra << Ra + Rb$ $Ra, Rb \in [0, 7]$            | 0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0 |
| NEG R       | 2's complement of registers R, i.e., $R << -R \ R \in [0, 7]$  | 01RRR000000                   |
| JZR R, d    | Jump if value in register R is 0, i.e., If $R == 0$ PC $<< d$ ; Else PC $<< PC + 1$ ; $R \in [0, 7], d \in [0, 7]$ | 1 1 R R R 0 0 0 0 d d d       |




High-level diagram of the nanoprocessor.

## Components

Clk out <= clk div;

end Behavioral;

## 1. Slow Clock 1.1. Design Source File library IEEE; use IEEE.STD LOGIC 1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC STD.ALL; -- Uncomment the following library declaration if instantiating -- any Xilinx leaf cells in this code. --library UNISIM; --use UNISIM.VComponents.all; -- Entity declaration for Slow Clk -- It takes an input clock (Clk in) and generates a slower clock (Clk out) entity Slow Clk is Port (Clk in: in STD LOGIC; -- Input clock signal -- Output slower clock signal Clk out : out STD LOGIC); end Slow Clk; -- Architecture definition for the behavior of Slow Clk architecture Behavioral of Slow Clk is -26-bit counter => $2^26 = 67,108,864$ (e.g., for 1 Hz from 50 MHz clock) signal counter: unsigned(25 downto 0) := (others => '0'); signal clk div : STD LOGIC := '0'; begin process(Clk in) begin if rising\_edge(Clk\_in) then $counter \le counter + 1;$ clk div <= counter(25); -- Use MSB as divided clock end if; end process;



#### 1.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

--

- -- Create Date: 05/26/2025 06:40:10 AM
- -- Design Name:
- -- Module Name: Sim\_Slow\_Clk Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description: Testbench to simulate the Slow\_Clk module

--

-- Dependencies: Requires the Slow\_Clk component

--


-- Revision:

```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Entity declaration for the testbench
entity Sim Slow Clk is
-- No ports needed for a testbench
end Sim Slow Clk;
-- Behavioral architecture of the testbench
architecture Behavioral of Sim Slow Clk is
  -- Component declaration of the design under test (Slow Clk)
  component Slow Clk
    Port (
       Clk in : in STD LOGIC; -- Input clock signal
       Clk out: out STD LOGIC -- Output slower clock signal
    );
  end component;
  -- Internal signals to connect to the Slow Clk component
  signal Clk in, Clk out: STD LOGIC;
begin
  -- Instantiation of the Slow_Clk module
  uut: Slow Clk
    port map(
       Clk_in \Rightarrow Clk_in
       Clk out => Clk out
    );
  -- Clock generation process
  process
  begin
    -- Generate a clock signal with 10 ns period (5 ns high, 5 ns low)
```

```
Clk_in <= '0';
wait for 5 ns;
Clk_in <= '1';
wait for 5 ns;
end process;
```

end Behavioral;

#### 1.4. Timing Diagram




### 2. Decoder 3 to 8

### 2.1. Design Source File

-- Include IEEE standard logic library library IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

- -- Uncomment the following library declaration if using
- -- arithmetic functions with Signed or Unsigned values
- -- use IEEE.NUMERIC\_STD.ALL;
- -- Uncomment the following library declaration if instantiating
- -- any Xilinx leaf cells in this code.
- -- library UNISIM;
- -- use UNISIM.VComponents.all;

```
-- Entity declaration for 3-to-8 decoder
entity Decoder 3 to 8 is
  Port (
    I: in STD LOGIC VECTOR (2 downto 0); -- 3-bit input
    Y: out STD LOGIC VECTOR (7 downto 0) -- 8-bit one-hot output
  );
end Decoder_3_to_8;
-- Behavioral architecture
architecture Behavioral of Decoder 3 to 8 is
begin
  -- Process that triggers whenever input I changes
  process (I) begin
    -- Based on the 3-bit input, assign a corresponding one-hot value to Y
    case (I) is
       when "000" => Y <= "00000001"; -- Output 0 active
       when "001" => Y <= "00000010"; -- Output 1 active
       when "010" => Y <= "00000100"; -- Output 2 active
       when "011" \Rightarrow Y \leq "00001000"; -- Output 3 active
       when "100" => Y <= "00010000"; -- Output 4 active
       when "101" => Y <= "00100000"; -- Output 5 active
       when "110" => Y <= "01000000"; -- Output 6 active
       when others \Rightarrow Y \leq "10000000"; -- Covers "111" case: Output 7 active
    end case;
  end process;
end Behavioral;
```



#### 2.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

--

- -- Create Date: 05/26/2025 06:30:09 AM
- -- Design Name:
- -- Module Name: Sim\_Decoder\_3\_to\_8 Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description: Testbench for 3-to-8 Decoder

--

-- Dependencies: Requires 'Decoder\_3\_to\_8' module

--

- -- Revision:
- -- Revision 0.01 File Created
- -- Additional Comments:

--

\_\_\_\_\_

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- The entity declaration for the testbench
entity Sim Decoder 3 to 8 is
-- No ports since this is a testbench
end Sim Decoder 3 to 8;
-- Architecture of the testbench
architecture Behavioral of Sim Decoder 3 to 8 is
  -- Component declaration for the 3-to-8 decoder module being tested
  component Decoder 3 to 8
    Port (
       I: in STD LOGIC VECTOR (2 downto 0); -- 3-bit binary input
       Y: out STD LOGIC VECTOR (7 downto 0) -- 8-bit one-hot output
    );
  end component;
  -- Internal signals to connect to the decoder
  signal I: STD LOGIC VECTOR(2 downto 0); -- Input signal to the decoder
  signal Y: STD LOGIC VECTOR(7 downto 0); -- Output signal from the decoder
begin
  -- Instantiate the decoder and map internal signals to its ports
  uut: Decoder 3 to 8
    port map (
      I => I
       Y \Rightarrow Y
    );
  -- Test process to apply input stimuli to the decoder
  process
  begin
    -- Apply all possible 3-bit inputs one by one with 100 ns delay between each
    I <= "000";
    wait for 100 ns;
    I \le "001";
    wait for 100 ns;
```

```
I <= "010";
wait for 100 ns;

I <= "011";
wait for 100 ns;

I <= "100";
wait for 100 ns;

I <= "101";
wait for 100 ns;

I <= "110";
wait for 100 ns;

I <= "111";
wait; -- Wait indefinitely after all inputs are applied end process;</pre>
```


#### end Behavioral;

## 2.4. Timing Diagram



### 3. Register

```
3.1. Design Source File
-- Include standard logic library
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Entity declaration for a 4-bit Register
entity Reg is
  Port (
     D: in STD LOGIC VECTOR (3 downto 0); -- 4-bit data input
                                        -- Enable signal (active high)
     EN: in STD LOGIC;
                                        -- Clock signal (positive edge triggered)
    Clk: in STD LOGIC;
     Q : out STD LOGIC VECTOR (3 downto 0) -- 4-bit data output
  );
end Reg;
-- Behavioral architecture of the 4-bit Register
architecture Behavioral of Reg is
begin
  -- Process triggered on rising edge of the clock
  process(Clk)
  begin
     -- Check for rising edge of the clock
    if rising edge(Clk) then
       -- Load input D into register only if enable signal is high
       if (EN = '1') then
         Q \leq D;
       end if;
     end if;
  end process;
end Behavioral;
```



#### 3.3. Simulation File

\_\_\_\_\_

-- Company:

-- Engineer:

--

-- Create Date: 05/26/2025 06:47:06 AM

-- Design Name:

-- Module Name: Sim\_Reg - Behavioral

-- Project Name:

-- Target Devices:

-- Tool Versions:

-- Description: Testbench for a 4-bit register with enable

--

-- Dependencies: Requires 'reg' module

\_\_

-- Revision:

-- Revision 0.01 - File Created

-- Additional Comments:


--

-----

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Entity declaration for the testbench (no ports needed)
entity Sim Reg is
end Sim Reg;
-- Architecture for the testbench
architecture Behavioral of Sim Reg is
  -- Component declaration of the 4-bit register
  component reg
    Port (
       D : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit data input
       EN: in STD LOGIC;
                                          -- Enable signal
                                         -- Clock signal
       Clk: in STD LOGIC;
       Q : out STD LOGIC VECTOR (3 downto 0) -- 4-bit data output
    );
  end component;
  -- Signals to connect to the register
  signal D, Q: STD LOGIC VECTOR (3 downto 0); -- Input and output data lines
  signal EN, Clk: STD LOGIC;
                                           -- Enable and Clock signals
begin
  -- Instantiate the register component and map testbench signals to its ports
  uut: reg
    port map (
       D => D,
       EN \Rightarrow EN,
       Clk => Clk,
       O => O
    );
  -- Clock generation process: produces a clock with 20 ns period
  Clk_process: process
  begin
    Clk \le '0';
    wait for 10 ns;
```

```
Clk <= '1';
     wait for 10 ns;
  end process;
  -- Main stimulus process
  Main_process: process
  begin
     -- First input (write enabled)
                        -- Enable the register
    EN <= '1';
    D \le "0110";
                          -- Set input data to 0110
                          -- Wait to allow multiple clock cycles
     wait for 100 ns;
    -- Disable writing to register
     EN \le '0';
                        -- Disable the register
     wait for 100 ns;
                          -- Output Q should retain previous value
     -- Change input while disabled (Q should not change)
                          -- New data on input, but EN is low
    D \le "1011";
     wait for 100 ns;
     -- Re-enable writing (register should now load "1011")
                        -- Enable the register again
     EN <= '1';
                      -- Wait indefinitely for simulation to end
     wait;
  end process;
end Behavioral;
```

### 3.4. Timing Diagram



## 4. Register Bank

#### 4.1. Design Source File

ibrary IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

- -- Uncomment the following library declaration if using
- -- arithmetic functions with Signed or Unsigned values
- --use IEEE.NUMERIC\_STD.ALL;
- -- Uncomment the following library declaration if instantiating
- -- any Xilinx leaf cells in this code.
- --library UNISIM;
- --use UNISIM.VComponents.all;
- -- Entity declaration for Register Bank with 8 registers entity Register\_Bank is Port (

Reg\_EN : in STD\_LOGIC\_VECTOR (2 downto 0); -- 3-bit input to select which register to enable

```
D
            : in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit data input
    Res
            : in STD LOGIC := '0';
                                              -- Reset signal for all registers
    Reg 0 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 0
    Reg_1_out : out STD_LOGIC VECTOR (3 downto 0); -- Output of Register 1
    Reg 2 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 2
    Reg 3 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 3
    Reg 4 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 4
    Reg 5 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 5
    Reg 6 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 6
    Reg 7 out : out STD LOGIC VECTOR (3 downto 0) -- Output of Register 7
  );
end Register Bank;
-- Behavioral architecture of the Register Bank
architecture Behavioral of Register Bank is
  -- Component declaration for 3-to-8 decoder
  component Decoder 3 to 8
    Port (
      I: in STD LOGIC VECTOR (2 downto 0);
                                                  -- 3-bit input
      Y: out STD LOGIC VECTOR (7 downto 0)
                                                  -- 8 enable outputs
    );
  end component;
  -- Component declaration for 4-bit register
  component Reg
    Port (
      D: in STD LOGIC VECTOR (3 downto 0);
                                                   -- 4-bit data input
      EN: in STD LOGIC;
                                         -- Enable signal
      Clk: in STD LOGIC;
                                         -- Clock signal
      Q : out STD LOGIC VECTOR (3 downto 0)
                                                    -- 4-bit data output
    );
  end component;
  -- Signal to hold outputs from the decoder
  signal Y: STD LOGIC VECTOR(7 downto 0);
  signal EN 1,EN 2,EN 3,EN 4,EN 5,EN 6,EN 7: STD LOGIC;
  signal Input Vector: STD LOGIC VECTOR(3 downto 0);
```

-- Clock signal

Clk

: in STD LOGIC;


```
Input Vector \leq "0000" when (Res ='1') else D;
-- Instantiate the 3-to-8 decoder to generate enable signals
Decoder 3 to 8 0: Decoder 3 to 8
  port map(
     I => Reg EN, -- Register select input
     Y \Rightarrow Y
                 -- Decoder output used to enable one of the 8 registers
  );
EN 1 \le '1' when (Res = '1') else Y(1);
EN 2 \le '1' when (Res = '1') else Y(2);
EN 3 \le 1' when (Res = '1') else Y(3);
EN 4 \le '1' when (Res = '1') else Y(4);
EN 5 \le '1' when (Res = '1') else Y(5);
EN 6 \le '1' when (Res = '1') else Y(6);
EN 7 \le '1' when (Res = '1') else Y(7);
-- Instantiate 8 registers, each enabled by a specific bit from decoder output
Reg_0: Reg
  port map(
     D = "0000"
     EN = > '1',
     Clk => Clk,
     Q \Rightarrow Reg 0 out
  );
Reg 1: Reg
  port map(
     D => Input Vector,
     EN \Rightarrow EN 1,
     Clk => Clk,
     Q \Rightarrow Reg 1 out
  );
Reg 2: Reg
  port map(
     D => Input_Vector,
     EN \Rightarrow EN 2,
```

```
Clk => Clk,
     Q \Rightarrow Reg_2out
  );
Reg_3: Reg
  port map(
     D => Input_Vector,
     EN \Rightarrow EN_3
     Clk => Clk,
     Q \Rightarrow Reg_3_out
  );
Reg_4: Reg
  port map(
     D => Input Vector,
     EN \Rightarrow EN 4,
     Clk => Clk,
     Q \Rightarrow Reg 4 out
  );
Reg_5: Reg
  port map(
     D => Input Vector,
     EN \Rightarrow EN 5,
     Clk => Clk,
     Q => Reg 5 out
  );
Reg_6: Reg
  port map(
     D => Input_Vector,
     EN \Rightarrow EN_6,
     Clk => Clk,
     Q \Rightarrow Reg_6_out
  );
Reg_7: Reg
  port map(
     D => Input_Vector,
     EN \Rightarrow EN_7,
```

```
Clk => Clk,
Q => Reg_7_out);
```

end Behavioral;

## 4.2. Elaborate design



### 4.3. Simulation File

-- Company:

-- Engineer:

--

-- Create Date: 05/05/2025 09:48:57 PM

-- Design Name:

-- Module Name: SIM\_Register\_Bank - Behavioral

-- Project Name:-- Target Devices:-- Tool Versions:


```
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Testbench entity for Register Bank (no ports required)
entity SIM Register Bank is
-- Port ();
end SIM Register Bank;
architecture Behavioral of SIM Register Bank is
  -- Component declaration for the Register Bank under test
  component Register Bank
    Port (
       Reg EN: in STD LOGIC VECTOR (2 downto 0);
                                                              -- 3-bit register enable input
       Clk: in STD LOGIC;
                                                -- Clock input
       D: in STD LOGIC VECTOR (3 downto 0);
                                                           -- 4-bit data input
       Res: in STD LOGIC;
                                                -- Reset input
       Reg out: out STD LOGIC VECTOR(31 downto 0)
    );
  end component;
```

```
-- Internal signals to connect to Register Bank inputs and outputs
  signal Reg EN: STD LOGIC VECTOR(2 downto 0);
                                                                -- Register enable select
                                                   -- Clock and Reset signals
  signal Clk, Res: STD LOGIC;
  signal D, Reg 0 out, Reg 1 out, Reg 2 out, Reg 3 out, Reg 4 out, Reg 5 out, Reg 6 out,
Reg 7 out: STD LOGIC VECTOR(3 downto 0);
  signal Reg_out: STD_LOGIC_VECTOR(31 downto 0);
begin
  -- Instantiate the Unit Under Test (UUT) Register Bank
  UUT: Register Bank
    port map(
       Reg EN \Rightarrow Reg EN,
       Clk => Clk,
       D \Rightarrow D,
       Res => Res,
       Reg out => Reg out
    );
  -- Process to drive input stimuli to the Register Bank
  Register bank process: process
  begin
    Res \leq '0';
    Reg EN \leq= "000";
                           -- Enable Register 0
    D <= "0010";
                       -- Data to be loaded: 2
    wait for 100ns;
    Reg EN <= "001";
                           -- Enable Register 1
    D <= "0011";
                       -- Data to be loaded: 3
     wait for 100ns;
     Reg EN \leq= "010";
                           -- Enable Register 2
     D <= "0000";
                       -- Data to be loaded: 0
     wait for 100ns;
     Reg EN \leq= "011";
                           -- Enable Register 3
     D <= "0111";
                       -- Data to be loaded: 7
    wait for 100ns;
     Reg EN \leq= "100";
                          -- Enable Register 4
```

```
D \le "0000";
                        -- Data to be loaded: 0
     wait for 100ns;
     Reg EN \leq= "101";
                           -- Enable Register 5
     D \le "0011";
                        -- Data to be loaded: 3
     wait for 100ns;
     Res <= '1';
                      -- Activate reset signal
                    -- Wait indefinitely
     wait;
  end process;
  -- Clock generation process, toggles clock every 10 ns (50 MHz clock)
  Clk process: process
  begin
     while true loop
       Clk <= '0';
       wait for 10ns;
       Clk <= '1';
       wait for 10ns;
     end loop;
  end process;
end Behavioral;
4.4. Timing Diagram
5. Multiplexer 8 to 1 4bit
5.1. Design Source File
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
```

```
-- Entity declaration for the 8-way 4-bit multiplexer
entity Mux 8 Way 4 Bit is
  Port (
    I0: in STD LOGIC VECTOR (3 downto 0); -- Input 0
    I1: in STD LOGIC VECTOR (3 downto 0); -- Input 1
    I2: in STD LOGIC VECTOR (3 downto 0); -- Input 2
    I3: in STD LOGIC VECTOR (3 downto 0); -- Input 3
    I4: in STD LOGIC VECTOR (3 downto 0); -- Input 4
    I5: in STD LOGIC VECTOR (3 downto 0); -- Input 5
    I6: in STD LOGIC VECTOR (3 downto 0); -- Input 6
    I7: in STD LOGIC VECTOR (3 downto 0); -- Input 7
    S: in STD LOGIC VECTOR (2 downto 0); -- 3-bit select signal
    Y: out STD LOGIC VECTOR (3 downto 0) -- Output
  );
end Mux 8 Way 4 Bit;
-- Architecture describing the behavior of the multiplexer
architecture Behavioral of Mux 8 Way 4 Bit is
begin
  -- Process sensitive to the select signal S
  process (S)
  begin
    -- Case statement to select the appropriate input based on S
    case S is
       when "000" => Y <= I0; -- Select input I0
       when "001" => Y <= I1; -- Select input I1
       when "010" \Rightarrow Y \leq I2; -- Select input I2
       when "011" => Y \le I3; -- Select input I3
       when "100" => Y <= I4; -- Select input I4
       when "101" => Y <= I5; -- Select input I5
       when "110" => Y \le I6; -- Select input I6
       when others => Y <= I7; -- Default: select input I7 for "111" or invalid values
    end case;
  end process;
end Behavioral;
```

--use UNISIM.VComponents.all;



#### 5.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

\_\_

- -- Create Date: 05/15/2025 07:14:44 PM
- -- Design Name:
- -- Module Name: Sim\_Mux\_8\_Way\_4\_Bit Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--

-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created


```
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Sim Mux 8 Way 4 Bit is
-- Port ();
end Sim Mux 8 Way 4 Bit;
architecture Behavioral of Sim_Mux_8_Way_4_Bit is
-- Component declaration for the multiplexer
component Mux 8 Way 4 Bit
  Port (I0: in STD LOGIC VECTOR (3 downto 0);
   I1: in STD LOGIC VECTOR (3 downto 0);
   I2: in STD LOGIC VECTOR (3 downto 0);
   I3 : in STD_LOGIC_VECTOR (3 downto 0);
   I4 : in STD_LOGIC_VECTOR (3 downto 0);
   I5: in STD LOGIC VECTOR (3 downto 0);
   I6 : in STD_LOGIC_VECTOR (3 downto 0);
   I7 : in STD_LOGIC_VECTOR (3 downto 0);
   S: in STD_LOGIC_VECTOR (2 downto 0);
   Y: out STD LOGIC VECTOR (3 downto 0));
end component;
-- Signal declarations for inputs, output, and select lines
signal I0,I1,I2,I3,I4,I5,I6,I7,Y : STD LOGIC VECTOR(3 downto 0);
signal S: STD_LOGIC_VECTOR(2 downto 0);
```

```
-- Instantiate the Mux 8 Way 4 Bit component
UUT: Mux 8 Way 4 Bit
port map(
  I0 => I0,
  I1 => I1,
  I2 => I2,
  I3 => I3,
  I4 => I4,
  15 => 15,
  I6 => I6,
  I7 => I7,
  S \Rightarrow S,
  Y \Rightarrow Y);
-- Testbench process to apply input stimulus
process begin
  I0 <= "0000"; --0
  I1 <= "0001"; --1
  I2 <= "0010"; --2
  I3 <= "0011"; --3
  I4 <= "0100"; --4
  I5 <= "0101"; --5
  I6 <= "0110"; --6
  I7 <= "0111"; --7
  -- Apply select signal and wait for output
  S \le "000"; -- Select Data from I0
  wait for 100ns;
  S <= "001"; -- Select Data form I1
  wait for 100ns;
  S <= "011"; -- Select Data from I2
  wait for 100ns;
  S <= "111"; -- Select Data from I7
  wait;
```

end process;

#### end Behavioral;

### 5.4. Timing Diagram



### 6. Multiplexer 2 to 1 4bit


```
6.1. Design Source File
```

```
-- Include standard logic library
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
--- Entity declaration for 2-way 4-bit Multiplexer entity Mux_2_Way_4_Bit is

Port (
    A: in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input A
    B: in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input B
    S: in STD_LOGIC; -- Select signal
    Y: out STD_LOGIC_VECTOR (3 downto 0) -- 4-bit output Y
);
```

```
end Mux_2_Way_4_Bit;
-- Behavioral architecture of the multiplexer
architecture Behavioral of Mux 2 Way 4 Bit is
  -- Declaration of a 1-bit 2-way multiplexer component
  -- This is not instantiated or used in this architecture,
  -- but might be reserved for future structural implementation
  component Mux 2 Way 1 Bit
     Port (
       I0: in STD LOGIC; -- Input 0
       I1: in STD LOGIC; -- Input 1
       S: in STD LOGIC; -- Select signal
       Y: out STD LOGIC -- Output
     );
  end component;
begin
  -- Concurrent assignment:
  -- If S = '1' then output A is assigned to Y
  -- Else output B is assigned to Y
  Y \le A when (S = '1') else B;
end Behavioral;
```



#### 6.3. Simulation File

\_\_\_\_\_

-- Company:

-- Engineer:

\_\_\_

- -- Create Date: 05/15/2025 08:08:53 PM
- -- Design Name:
- -- Module Name: Sim\_Mux\_2\_Way\_4\_Bit Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--

-- Dependencies:

\_-


- -- Revision:
- -- Revision 0.01 File Created
- -- Additional Comments:

--

\_\_\_\_\_\_

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Entity declaration for the testbench of 2-Way 4-Bit Multiplexer
entity Sim Mux 2 Way 4 Bit is
-- No ports needed for a testbench
end Sim Mux 2 Way 4 Bit;
architecture Behavioral of Sim Mux 2 Way 4 Bit is
-- Component declaration for the 2-Way 4-Bit Multiplexer to be tested
component Mux 2 Way 4 Bit
  Port (
    A: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input A
    B: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input B
    S: in STD LOGIC;
                                    -- Select signal
    Y: out STD LOGIC VECTOR (3 downto 0) -- 4-bit output
  );
end component;
-- Internal signals to connect to the MUX under test (UUT)
signal A, B, Y: STD LOGIC VECTOR(3 downto 0); -- Inputs A, B and output Y
signal S: STD LOGIC;
                                      -- Select line
begin
-- Instantiate the Unit Under Test (UUT)
UUT: Mux_2_Way_4_Bit
  port map(
    A \Rightarrow A, -- Connect test signal A
    B \Rightarrow B, -- Connect test signal B
```

```
S \Rightarrow S, -- Connect test select line
    Y \Rightarrow Y -- Observe output Y
  );
-- Test process to apply stimulus to the UUT
process
begin
  -- Set initial values
  A \le "0101"; -- A = 0101
  B <= "1011"; -- B = 1011
  S \le 0'; -- Select B (S = 0? output = B)
  wait for 100ns;
  S \le 1'; -- Select A (S = 1? output = A)
             -- Wait indefinitely (end of simulation)
  wait;
end process;
end Behavioral;
```




## 7. Program Counter

## 7.1. Design Source File

library IEEE; use IEEE.STD LOGIC 1164.ALL;

- -- Uncomment the following library declaration if using
- -- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC\_STD.ALL;
- -- Uncomment the following library declaration if instantiating
- -- any Xilinx leaf cells in this code.
- --library UNISIM;
- --use UNISIM.VComponents.all;

```
entity ProgramCounter is
  Port (
    Clk in : in STD LOGIC;
                                        -- Clock input signal
    Res : in STD_LOGIC;
                                        -- Asynchronous reset signal (active high)
    NextVal: in UNSIGNED(2 downto 0);
                                              -- Next value to be loaded into the counter (3-
bit unsigned)
    Q
          : out UNSIGNED(2 downto 0)
                                            -- Current output value of the counter (3-bit
unsigned)
  );
end ProgramCounter;
architecture Behavioral of ProgramCounter is
  -- Internal signal to hold the current count value
  signal PC: UNSIGNED(2 downto 0) := (others => '0'); -- Initialize PC to 0
begin
  process(Clk in)
  begin
    if rising edge(Clk in) then
                                     -- Trigger on the rising edge of the clock
       if Res = '1' then
                               -- If reset is asserted
         PC \leq (others \Rightarrow '0');
                                    -- Reset the program counter to 0
       else
         PC <= NextVal;
                                   -- Otherwise, load the next value into the counter
       end if;
    end if;
  end process;
  Q <= PC; -- Assign the internal counter value to the output port
end Behavioral;
```



## 7.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

\_\_

- -- Create Date: 05/15/2025 08:08:53 PM
- -- Design Name:
- -- Module Name: Sim\_Mux\_2\_Way\_4\_Bit Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--


-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created

```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Entity declaration for the testbench of 2-Way 4-Bit Multiplexer
entity Sim Mux 2 Way 4 Bit is
-- No ports needed for a testbench
end Sim Mux 2 Way 4 Bit;
architecture Behavioral of Sim Mux 2 Way 4 Bit is
-- Component declaration for the 2-Way 4-Bit Multiplexer to be tested
component Mux 2 Way 4 Bit
  Port (
    A: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input A
    B: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input B
    S: in STD LOGIC;
                                   -- Select signal
    Y: out STD LOGIC VECTOR (3 downto 0) -- 4-bit output
  );
end component;
-- Internal signals to connect to the MUX under test (UUT)
signal A, B, Y: STD LOGIC VECTOR(3 downto 0); -- Inputs A, B and output Y
signal S: STD LOGIC;
                                     -- Select line
begin
```

```
-- Instantiate the Unit Under Test (UUT)
UUT: Mux 2 Way 4 Bit
  port map(
    A \Rightarrow A, -- Connect test signal A
    B => B, -- Connect test signal B
     S => S, -- Connect test select line
    Y \Rightarrow Y -- Observe output Y
  );
-- Test process to apply stimulus to the UUT
process
begin
  -- Set initial values
  A <= "0101"; -- A = 0101
  B \le "1011"; -- B = 1011
  S \le 0'; -- Select B (S = 0? output = B)
  wait for 100ns;
  S \le 1'; -- Select A (S = 1? output = A)
             -- Wait indefinitely (end of simulation)
  wait;
end process;
```



# 8. Program Rom

### 8.1. Design Source File


library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.numeric\_std.all;

- -- Uncomment the following library declaration if using
- -- arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC\_STD.ALL;
- -- Uncomment the following library declaration if instantiating
- -- any Xilinx leaf cells in this code.
- --library UNISIM;
- --use UNISIM.VComponents.all;
- -- Entity declaration for a program ROM
- -- Takes a 3-bit address input and outputs a 12-bit instruction entity program\_rom is

Port (

address: in unsigned (2 downto 0); -- 3-bit address input

```
instruction : out STD_LOGIC_VECTOR (11 downto 0) -- 12-bit instruction output
  );
end program rom;
-- Architecture defining the behavior of the ROM
architecture Behavioral of program rom is
  -- Define a ROM type as an array of 8 elements, each 12 bits wide
  type rom type is array (0 to 7) of std logic vector(11 downto 0);
  -- Initialize ROM with predefined instructions
  signal ROM : rom type := (
       0 \Rightarrow "100010000001", -- MOVI R1, 1
       1 = "100100000010", -- MOVI R2, 2
       2 => "100110000011", -- MOVI R3, 3
       3 = "101110000000", -- MOVI R7, 0
       4 => "001110010000", -- ADD R7, R1
       5 => "001110100000", -- ADD R7, R2
       6 => "001110110000", -- ADD R7, R3
       7 = "0000000000000" -- NOP (or HALT)
    );
begin
  -- Output the instruction at the given address
  instruction<= ROM(to integer(address));</pre>
end Behavioral;
```



### 8.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

\_\_

- -- Create Date: 05/11/2025 10:30:23 PM
- -- Design Name:
- -- Module Name: Sim\_program\_rom Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--


-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created

```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Testbench entity for the program rom
-- No ports are defined since this is a testbench
entity Sim program rom is
-- Port ();
end Sim program rom;
architecture Behavioral of Sim program rom is
  -- Declare the component program rom to be tested
  component program rom
    port (
       address: in std logic vector (2 downto 0); -- 3-bit address input
       instruction: out std logic vector (11 downto 0) -- 12-bit instruction output
    );
  end component;
  -- Signals to connect to the program rom inputs and outputs
  signal address: std logic vector (2 downto 0);
                                                     -- Signal to drive the address input
  signal instruction : std_logic_vector (11 downto 0); -- Signal to capture the instruction
output
begin
```

```
-- Instantiate the Unit Under Test (UUT)
  UUT: program rom
     port map (
       address => address,
                                 -- Connect testbench address signal to UUT input
       instruction => instruction -- Connect UUT instruction output to testbench signal
    );
  -- (Note: No test process provided here yet to drive the address signal)
process
  begin
     address <= "000"; --- ROM 0
     wait for 20 ns;
     address <= "001"; --- ROM 1
     wait for 20 ns;
    address <= "010"; --- ROM 2
     wait for 20 ns;
     address <= "011"; --- ROM 3
     wait for 20 ns;
     address <= "100"; --- ROM 4
     wait for 20 ns;
     address <= "101"; --- ROM 5
     wait for 20 ns;
     address <= "110"; --- ROM 6
     wait for 20 ns;
    address <= "111"; --- ROM 7
     wait for 20 ns;
     wait;
  end process;
end Behavioral;
```



### 9. Adder-Subtractor Unit 4bit

9.1. Design Source File

);


```
-- Include IEEE standard logic library
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
```

-- Entity declaration for a 4-bit Adder/Subtractor Unit entity AdderSubtractor4bitUnit is

```
Port (
          : in STD LOGIC VECTOR(3 downto 0); -- 4-bit input A
    Α
          : in STD LOGIC VECTOR(3 downto 0); -- 4-bit input B
    ADD SUB: in STD LOGIC;
                                            -- Operation select: '0' for add, '1' for subtract
    RESULT : out STD LOGIC VECTOR(3 downto 0); -- 4-bit result output
    C OUT : out STD LOGIC;
                                          -- Carry-out (not used in this architecture)
    OVERFLOW: out STD LOGIC;
                                              -- Overflow flag output from RCA 4
    ZERO
            : out STD LOGIC
                                         -- Zero flag: '1' if result is all zeros
end AdderSubtractor4bitUnit;
```

-- Architecture definition using a 4-bit Ripple Carry Adder component architecture Behavioral of AdderSubtractor4bitUnit is

```
-- Internal signals
  signal A mod: STD LOGIC VECTOR(3 downto 0); -- Modified A input (inverted for
subtraction)
  signal B mod: STD LOGIC VECTOR(3 downto 0); -- Modified B input (zero for
subtraction)
  signal S
           : STD LOGIC VECTOR(4 downto 0); -- Output from RCA 4, 5 bits to include
carry/overflow
  signal temp sum: unsigned(4 downto 0); -- Unsigned 5-bit internal sum to hold carry
begin
  -- Logic for operand selection:
  -- If ADD SUB = '0'? addition: A mod = A, B mod = B
  -- If ADD SUB = '1'? subtraction: A mod = NOT A (two's complement), B mod = "0000"
  A mod \leq A when (ADD SUB = '0') else not(A); -- Invert A for subtraction
  B mod \leq B when (ADD SUB = '0') else (others => '0'); -- Set B to zero in subtraction
  -- Perform the operation:
  -- For addition: A + B
  -- For subtraction: NOT A + 0 + 1 (2's complement of A), simulating -A
  temp sum \leq ('0' & unsigned(A mod)) + unsigned(B mod) + ("0000" & ADD SUB);
  -- Assign calculated value to output signal S
  S <= STD LOGIC VECTOR(temp sum);
  -- Set 4-bit RESULT from lower 4 bits of S
  RESULT \leq S(3 downto 0);
  -- ZERO flag: '1' if result is all zeros, else '0'
  ZERO \le not (S(0) OR S(1) OR S(2) OR S(3));
  -- Overflow is indicated by the 5th bit (MSB) of the sum
  OVERFLOW \le S(4);
  -- Note: C OUT is declared in the port but is not assigned or used in this architecture
```



### 9.3. Simulation File

- -- Company:
- -- Engineer:

\_\_

- -- Create Date: 05/14/2025 08:28:12 PM
- -- Design Name:
- -- Module Name: TB\_AdderSubtractor4bitUnit Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--

-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created


```
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB AdderSubtractor4bitUnit is
-- Port ();
end TB AdderSubtractor4bitUnit;
architecture Behavioral of TB AdderSubtractor4bitUnit is
component AdderSubtractor4bitUnit
    Port (
      A
            : in STD LOGIC VECTOR(3 downto 0);
      В
            : in STD LOGIC VECTOR(3 downto 0);
      ADD SUB: in STD LOGIC;
      RESULT : out STD LOGIC VECTOR(3 downto 0);
      OVERFLOW: out STD LOGIC;
      ZERO: out STD LOGIC
    );
  end component;
  -- Signals for test
  signal A, B
               : STD LOGIC VECTOR(3 downto 0);
  signal ADD_SUB : STD LOGIC;
  signal RESULT : STD LOGIC VECTOR(3 downto 0);
  signal C OUT
                 : STD LOGIC;
  signal OVERFLOW: STD LOGIC;
  signal ZERO
                 : STD LOGIC;
```

```
UUT: AdderSubtractor4bitUnit
  port map (
    A
          =>A,
    В
          =>B,
    ADD_SUB => ADD_SUB,
    RESULT => RESULT,
    OVERFLOW => OVERFLOW,
    ZERO => ZERO
  );
-- Test process
process
begin
  -- Test case 1: 5 + 7
 A <= "0101"; -- 5
  B <= "0111"; -- 7
  ADD SUB <= '0'; -- Add
  wait for 10 ns;-- 1100
  A <= "0111"; -- 7
  B <= "0011"; -- 3
  ADD SUB <= '1'; -- Subtract
  wait for 10 ns; --1001
 A <= "0010"; -- 2
  B <= "0101"; -- 5
  ADD SUB <= '1'; -- Subtract
  wait for 10 ns;--1110
  -- Test case 4: 8 + 8 (expect overflow)
 A <= "1000"; -- 8
  B <= "1000"; -- 8
  ADD SUB <= '0';
  wait for 10 ns;--0000
```

```
A <= "0100"; -- 4
B <= "0100"; -- 4
ADD_SUB <= '1'; -- Subtract
wait for 10 ns; --1100

wait; -- Stop simulation
end process;
```

# 9.4. Timing Diagram



# 10. Instruction Decoder

# 10.1. Design Source File


library IEEE; use IEEE.STD\_LOGIC\_1164.ALL;

```
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Entity declaration for InstructionDecoder
-- Decodes a 12-bit instruction bus into control signals and register selections
entity InstructionDecoder is
  Port (
    InstructionBus: in STD_LOGIC_VECTOR (11 downto 0); -- 12-bit instruction input
    RegisterCheck: in STD LOGIC VECTOR (3 downto 0);
                                                              -- 4-bit input for register
condition checking
    Reg EN: out STD LOGIC VECTOR (2 downto 0); -- 3-bit output for register select 1
    RegSelect A: out STD LOGIC VECTOR (2 downto 0);
                                                               -- 3-bit output for register
select 2
    RegSelect B: out STD LOGIC VECTOR (2 downto 0);
                                                               -- 3-bit output for register
select 3
    LoadSelect : out STD LOGIC;
                                                  -- Control signal for load selection
    ImmediateValue: out STD LOGIC VECTOR (3 downto 0); -- 4-bit immediate value
output
    OperationSelect : out STD LOGIC;
                                                    -- Control signal for operation selection
    JumpFlag: out STD LOGIC;
                                                  -- Flag indicating if jump instruction is
active
    JumpAddress: out unsigned(2 downto 0)
                                                 -- 3-bit jump address output
  );
end InstructionDecoder;
architecture Behavioral of InstructionDecoder is
-- Signal to hold the 2-bit opcode extracted from the instruction bus
  signal Opcode: STD LOGIC VECTOR(1 downto 0);
begin
  process(InstructionBus, RegisterCheck)
  variable opcode var: STD LOGIC VECTOR(1 downto 0);
```

-- Uncomment the following library declaration if using

```
begin
  opcode var := InstructionBus(11 downto 10);
  -- Default assignments:
  RegSelect A <= InstructionBus(9 downto 7);
  RegSelect B <= InstructionBus(6 downto 4);
  ImmediateValue <= InstructionBus(3 downto 0);
  JumpAddress <= unsigned(InstructionBus(2 downto 0));
  OperationSelect<= InstructionBus(10);
  LoadSelect <= not InstructionBus(11);
               <= '0';
  JumpFlag
  Reg EN
               <= InstructionBus(9 downto 7);
  case opcode_var is
    when "10" => -- MOVI
       Reg EN <= InstructionBus(9 downto 7);
      -- LoadSelect = 0 (already set above)
    when "00" => -- ADD
       Reg EN <= InstructionBus(9 downto 7);
      -- LoadSelect = 1 (already set above)
    when "01" => -- NEG
       Reg EN <= InstructionBus(9 downto 7);
      -- OperationSelect already set
    when "11" \Rightarrow -- JZR
       if RegisterCheck = "0000" then
         JumpFlag <= '1';
       else
         JumpFlag <= '0';
       end if;
       Reg EN <= "000"; -- prevent register writes during jump
    when others =>
       Reg EN <= "000";
      JumpFlag <= '0';
  end case;
end process;
```

# 10.2. Elaborate design



### 10.3. Simulation File

\_\_\_\_\_\_

-- Company:

-- Engineer:

\_\_

-- Create Date: 05/14/2025 01:38:50 PM

-- Design Name:

-- Module Name: Sim\_Instruction\_Decoder - Behavioral

-- Project Name:

-- Target Devices:

-- Tool Versions:

-- Description:

--

-- Dependencies:

```
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Sim Instruction Decoder is
-- Port ();
end Sim Instruction Decoder;
architecture Behavioral of Sim Instruction Decoder is
  -- Component declaration for the InstructionDecoder to be tested
  component InstructionDecoder
    Port (
      InstructionBus: in STD_LOGIC_VECTOR (11 downto 0);
                                                                 -- 12-bit instruction input
       RegisterCheck: in STD LOGIC VECTOR (3 downto 0);
                                                                 -- 4-bit register check
input
                                                            -- Register Enable
      Reg_EN: out STD_LOGIC_VECTOR (2 downto 0);
      RegSelect_A : out STD_LOGIC_VECTOR (2 downto 0);
                                                                 -- Register select output A
      RegSelect B : out STD_LOGIC_VECTOR (2 downto 0);
                                                                 -- Register select output B
      LoadSelect : out STD LOGIC;
                                                     -- Load select control signal
      ImmediateValue: out STD LOGIC VECTOR (3 downto 0);
                                                                   -- Immediate value
output
      OperationSelect: out STD LOGIC;
                                                       -- Operation select control signal
       JumpFlag: out STD LOGIC;
                                                     -- Jump flag output
```

```
JumpAddress: out STD LOGIC VECTOR(2 downto 0)
                                                                   -- Jump address output
    );
  end component;
  -- Signals to connect to InstructionDecoder inputs and outputs
  signal InstructionBus: STD LOGIC VECTOR(11 downto 0);
  signal RegisterCheck, ImmediateValue: STD LOGIC VECTOR(3 downto 0);
  signal Reg EN, RegSelect A, RegSelect B, JumpAddress: STD LOGIC VECTOR(2
downto 0);
  signal LoadSelect, OperationSelect, JumpFlag: STD LOGIC;
begin
  -- Instantiate the Unit Under Test (UUT)
  UUT: InstructionDecoder
  port Map(
     InstructionBus => InstructionBus,
     RegisterCheck => RegisterCheck,
     Reg EN \Rightarrow Reg EN,
     RegSelect A \Rightarrow RegSelect A,
     RegSelect B \Rightarrow RegSelect B,
     LoadSelect => LoadSelect,
     ImmediateValue => ImmediateValue,
     OperationSelect => OperationSelect,
      JumpFlag => JumpFlag,
      JumpAddress => JumpAddress);
  -- Test process to drive different instruction inputs and observe outputs
  process
  begin
    -- Test case 1: MOVI R1, 10 or similar instruction
    InstructionBus <= "100010001010";
    wait for 100 ns;
    -- Test case 2: NEG or arithmetic operation
    InstructionBus <= "010100000000";
    wait for 100 ns;
    -- Test case 3: ADD or other arithmetic instruction
    InstructionBus <= "000100010000";
```


wait for 100 ns;

-- Test case 4: Jump instruction with RegisterCheck zero (enabling jump) InstructionBus <= "110010000011"; RegisterCheck <= "0000"; -- Must be set to enable jump in decoder wait for 100 ns;

-- Test case 5: NOP or default instruction InstructionBus <= "000000000000"; wait; -- Wait indefinitely to end simulation end process;

#### end Behavioral;

### 10.4. Timing Diagram



#### 11. Nano Processor

### 11.1. Design Source File

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.NUMERIC\_STD.ALL;

-- Entity declaration for the Nano Processor entity Nano\_Processor is Port (

Res, Clk: in STD LOGIC;

-- Reset and Clock inputs

```
Reg 7 out : out STD LOGIC VECTOR (3 downto 0); -- Output of Register 7
    OverFlow, Zero: out STD LOGIC;
                                               -- ALU status flags: Overflow and Zero
    Display 7 Segment: out STD LOGIC VECTOR(6 downto 0); -- Output signals to 7-
segment display (7 segments)
    an: out STD LOGIC VECTOR(3 downto 0)
                                                     -- Anode control for 4-digit 7-
segment display (active low)
  );
end Nano Processor;
architecture Behavioral of Nano Processor is
  -- Register bank: 8 registers, each 4-bit wide
  component Register Bank
  Port (
    Reg EN
               : in STD LOGIC VECTOR (2 downto 0); -- 3-bit register enable address
(select which register to write)
    Clk
            : in STD LOGIC;
                                         -- Clock signal
    D
            : in STD LOGIC VECTOR (3 downto 0); -- 4-bit data input to registers
                                          -- Reset signal to reset all registers
    Res
            : in STD LOGIC := '0';
    Reg 0 out : out STD LOGIC VECTOR (3 downto 0); -- Outputs for each register (0 to
7)
    Reg 1 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 2 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 3 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 4 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 5 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 6 out : out STD LOGIC VECTOR (3 downto 0);
    Reg 7 out : out STD LOGIC VECTOR (3 downto 0)
  );
  end component;
  -- ALU: 4-bit Adder/Subtractor Unit
  component AdderSubtractor4bitUnit
    Port (
             : in STD_LOGIC_VECTOR(3 downto 0); -- Two 4-bit operands
      A, B
      ADD SUB : in STD LOGIC;
                                               -- Operation select: 0 for add, 1 for subtract
      RESULT : out STD LOGIC VECTOR(3 downto 0); -- 4-bit result output
                                                 -- Overflow flag output
      OVERFLOW: out STD LOGIC;
      ZERO
              : out STD LOGIC
                                             -- Zero flag output
    );
```

```
end component;
  -- 2-to-1 multiplexer for 4-bit data input selection
  component Mux 2 Way_4 Bit
    Port (
      A, B: in STD LOGIC VECTOR (3 downto 0);
                                                      -- Two 4-bit inputs
      S: in STD LOGIC;
                                           -- Select signal: 0 selects A, 1 selects B
      Y: out STD LOGIC VECTOR (3 downto 0)
                                                      -- Output of the mux
    );
  end component;
  -- 2-to-1 multiplexer for 3-bit addresses (used for selecting ROM address)
  component Rom Address Select
    Port (
      A, B: in unsigned(2 downto 0); -- Two 3-bit address inputs
      S: in STD LOGIC;
                                           -- Select signal: 0 selects A, 1 selects B
      Y: out unsigned (2 downto 0)
                                            -- Output selected address
    );
  end component;
  -- 8-to-1 multiplexer for selecting one of 8 registers (4-bit each)
  component Mux 8 Way 4 Bit
    Port (
      I0, I1, I2, I3, I4, I5, I6, I7: in STD LOGIC VECTOR (3 downto 0); -- Inputs from all 8
registers
       S: in STD LOGIC VECTOR (2 downto 0);
                                                                 -- 3-bit select to choose
one register
      Y: out STD LOGIC VECTOR (3 downto 0)
                                                                  -- Output selected register
data
  end component;
  -- Instruction decoder: decodes 12-bit instruction into control signals
  component InstructionDecoder
    Port (
      InstructionBus: in STD_LOGIC VECTOR (11 downto 0); -- 12-bit instruction input
      RegisterCheck: in STD LOGIC VECTOR (3 downto 0); -- Data from selected
register A (for instruction checking)
      Reg EN
                    : out STD LOGIC VECTOR (2 downto 0); -- Register to write enable (3
bits)
```


```
RegSelect A : out STD LOGIC VECTOR (2 downto 0); -- Register A selector (3 bits)
      RegSelect B
                    : out STD LOGIC VECTOR (2 downto 0); -- Register B selector (3
bits)
      LoadSelect
                    : out STD LOGIC;
                                                  -- Select load source (ALU result or
immediate)
      ImmediateValue: out STD LOGIC VECTOR (3 downto 0); -- Immediate 4-bit value
from instruction
      OperationSelect : out STD LOGIC;
                                                    -- ALU operation select (Add/Sub)
      JumpFlag
                    : out STD LOGIC;
                                                  -- Jump flag signal
      JumpAddress : out unsigned(2 downto 0)
                                                    -- Jump address for PC
   );
  end component;
  -- Program Counter: holds current instruction address (3-bit)
  component ProgramCounter
    Port (
      Clk in : in STD LOGIC;
                                              -- Clock input
      Res : in STD LOGIC;
                                              -- Reset signal
      NextVal: in unsigned (2 downto 0);
                                                 -- Next address input
            : out unsigned (2 downto 0)
                                               -- Current address output
      Q
    );
  end component;
  -- Clock divider to slow down system clock for visibility / timing reasons
  component Slow Clk
    Port (
      Clk in: in STD LOGIC;
                                               -- Fast clock input
      Clk out: out STD LOGIC
                                                -- Slower clock output
    );
  end component;
  -- 3-bit adder that adds 1 to the current PC value (used for PC increment)
  component adder 3bit
    Port (
      INPUT: in unsigned (2 downto 0);
                                                  -- Input 3-bit number
      OUTPUT: out unsigned (2 downto 0)
                                                     -- Output incremented by 1
    );
  end component;
```

-- ROM: Program memory holding instructions (8 locations, 12-bit wide instructions)

```
component program rom
    Port (
               : in unsigned (2 downto 0);
                                                -- 3-bit address input
      address
      instruction: out STD LOGIC VECTOR (11 downto 0) -- 12-bit instruction output
    );
  end component;
  -- Lookup table to convert 4-bit binary value to 7-segment display pattern
  component LUT 16 7
    Port (
      address: in STD_LOGIC_VECTOR (3 downto 0); -- 4-bit input value
      data : out STD LOGIC VECTOR (6 downto 0) -- 7-bit segment pattern output
    );
  end component;
  -- Internal signals used for interconnecting components
  signal Clk out, Jump Flag, LoadSelect, OperationSelect : STD LOGIC;
  signal Instruction Bus 1: STD LOGIC VECTOR(11 downto 0);
  signal Next_Rom_Address, Rom_Address_Add, Rom_Address, Jump Address: unsigned(2
downto 0);
  signal Reg EN, RegSelect A, RegSelect B: STD LOGIC VECTOR(2 downto 0);
  signal Reg A, Reg B, ImmediateValue, Result, Value: STD LOGIC VECTOR(3 downto 0);
  signal Reg_0, Reg_1, Reg_2, Reg_3, Reg_4, Reg_5, Reg_6, Reg_7:
STD LOGIC VECTOR(3 downto 0);
begin
  -- Instantiate the slow clock generator to reduce clock speed for timing
  Slow Clk 0: Slow Clk
  port map(Clk in => Clk, Clk out => Clk out);
  -- Instantiate the Program Counter with slow clock and reset
  Program Counter: ProgramCounter
  port map(Clk in => Clk out, Res => Res, NextVal => Next Rom Address, Q =>
Rom Address);
  -- PC + 1 adder to calculate next sequential instruction address (currently commented out)
  --Adder 3 Bit: adder 3bit
  --port map(INPUT => Rom Address, OUTPUT => Rom Address Add);
```

```
-- Multiplexer to select between jump address and next sequential PC address
  Rom Address Select 0: Rom Address Select
  port map(A => Jump Address, B => Rom Address, S => Jump Flag, Y =>
Next Rom Address);
  -- Instruction memory ROM: fetch instruction based on current PC
  Program Rom 0: Program Rom
  port map(address => Rom Address, Instruction => Instruction Bus 1);
  -- Instruction decoder: decode instruction into control signals and immediate values
  Instruction Decoder: InstructionDecoder
  port map(
     InstructionBus => Instruction Bus 1,
     RegisterCheck => Reg A,
     Reg EN => Reg EN,
     RegSelect A \Rightarrow RegSelect A,
     RegSelect B \Rightarrow RegSelect B,
     LoadSelect => LoadSelect,
     ImmediateValue => ImmediateValue,
     OperationSelect => OperationSelect,
     JumpFlag => Jump Flag,
     JumpAddress => Jump Address);
  -- Register bank: 8 registers, load enabled by Reg EN on rising clock edge
  Register Bank 0: Register Bank
  port map(
     Reg EN \Rightarrow Reg EN,
     Clk => Clk out,
     D \Rightarrow Value,
     Res => Res,
     Reg \ 0 \ out \Rightarrow Reg \ 0, Reg \ 1 \ out \Rightarrow Reg \ 1, Reg \ 2 \ out \Rightarrow Reg \ 2, Reg \ 3 \ out \Rightarrow
Reg 3,Reg 4 out \Rightarrow Reg 4,
     Reg 5 out \Rightarrow Reg 5,Reg 6 out \Rightarrow Reg 6,Reg 7 out \Rightarrow Reg 7);
  -- Mux to select either ALU Result or Immediate value for loading into register
  Mux 2 Way 4 Bit 0: Mux_2_Way_4_Bit
  port map(A => Result, B => ImmediateValue, S => LoadSelect, Y => Value);
  -- Mux to select Register A data based on RegSelect A (used as ALU input and decoder input)
  Mux 8 Way 4 Bit 0: Mux 8 Way 4 Bit
```

```
port map(
     I0 => Reg \ 0, I1 => Reg \ 1, I2 => Reg \ 2, I3 => Reg \ 3,
    I4 => Reg 4, I5 => Reg 5, I6 => Reg 6, I7 => Reg 7,
    S \Rightarrow RegSelect A, Y \Rightarrow Reg_A);
  -- Mux to select Register B data based on RegSelect B (used as ALU input)
  Mux 8 Way 4 Bit 1: Mux 8 Way 4 Bit
  port map(
    I0 => Reg \ 0, I1 => Reg \ 1, I2 => Reg \ 2, I3 => Reg \ 3,
    I4 => Reg 4, I5 => Reg 5, I6 => Reg 6, I7 => Reg 7,
     S \Rightarrow RegSelect B, Y \Rightarrow Reg B);
  -- ALU: 4-bit Adder/Subtractor unit performs operation on Reg A and Reg B
  Adder Substractor 4BitUnit: AdderSubtractor4bitUnit
  port map(
    A => Reg A, B => Reg B, ADD SUB => OperationSelect,
    Result => Result, OverFlow => OverFlow, ZERO => Zero);
  -- Lookup table converts 4-bit Register 7 output into 7-segment display encoding
  LUT 16 7 0: LUT 16 7
  port map(address => Reg 7, data => Display 7 Segment);
  -- Output the contents of Register 7 externally
  Reg 7 out \leq Reg_7;
  -- Enable only the first digit of the 7-segment display (active low)
  an <= "1110";
end Behavioral;
```



### 11.3. Simulation File

\_\_\_\_\_

- -- Company:
- -- Engineer:

\_\_

- -- Create Date: 05/15/2025 10:05:30 PM
- -- Design Name:
- -- Module Name: Sim\_Nano\_Processor Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description:

--

-- Dependencies:

--

- -- Revision:
- -- Revision 0.01 File Created
- -- Additional Comments:


--

-----

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL; -- Optional for counter-style clock generation
use IEEE.NUMERIC STD.ALL;
use ieee.std logic textio.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Sim Nano Processor is
-- Port ();
end Sim Nano Processor;
architecture Behavioral of Sim Nano Processor is
  -- Component declaration of the Nano Processor
  component Nano Processor
    Port (
      Res
               : in STD LOGIC;
      Clk
               : in STD LOGIC;
      Reg 7 out : out STD LOGIC VECTOR(3 downto 0);
      OverFlow
                  : out STD LOGIC;
      Zero
                : out STD LOGIC;
      Display 7 Segment: out STD LOGIC VECTOR(6 downto 0)
    );
  end component;
  -- Signals to connect to the Nano Processor ports
                 : STD LOGIC := '1'; -- Start with reset active
  signal Res
  signal Clk
                 : STD LOGIC := '0';
  signal Reg 7 out : STD LOGIC VECTOR(3 downto 0);
  signal OverFlow
                   : STD LOGIC;
  signal Zero
                 : STD LOGIC;
  signal Display 7 Segment: STD LOGIC VECTOR(6 downto 0);
```

begin

```
-- Instantiate the Unit Under Test (UUT)
UUT: Nano Processor
  Port map (
    Res => Res,
    Clk => Clk,
    Reg 7 out \Rightarrow Reg 7 out,
    OverFlow => OverFlow,
    Zero => Zero,
    Display 7 Segment => Display 7 Segment
  );
-- Clock generation process
Clk process :process
begin
  while true loop
    Clk <= '0';
    wait for CLK PERIOD/2;
    Clk <= '1';
    wait for CLK PERIOD/2;
  end loop;
end process;
-- Reset process
Reset process:process
begin
  -- Hold reset active for first 2 clock cycles
  Res <= '1';
  wait for 2*CLK PERIOD;
  Res <= '0'; -- Release reset
  wait;
end process;
```




# 12. LUT 16\_7

```
12.1. Design Source File
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all; -- For numeric conversions
-- Entity declaration for the 16-to-7 segment LUT
entity LUT 16 7 is
  Port (
    address: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input address (0 to 15)
    data : out STD_LOGIC_VECTOR (6 downto 0) -- 7-bit output to drive seven-segment
display
  );
end LUT_16_7;
architecture Behavioral of LUT 16 7 is
begin
process(address)
begin
  case address is
    when "0000" => data <= "1000000"; -- 0
```

when "0001" => data <= "1111001"; -- 1 when "0010" => data <= "0100100"; -- 2

```
when "0011" => data <= "0110000"; -- 3
when "0100" => data <= "0011001"; -- 4
when "0101" => data <= "0010010"; -- 5
when "0110" => data <= "0000010"; -- 6
when "0111" => data <= "1111000"; -- 7
when "1000" => data <= "00000000"; -- 8
when "1001" => data <= "0010000"; -- 9
when "1010" => data <= "00010000"; -- A
when "1011" => data <= "00000111"; -- B
when "1100" => data <= "1000110"; -- C
when "1101" => data <= "0100001"; -- D
when "1110" => data <= "00001110"; -- E
when others => data <= "0001110"; -- F
end case;
end process;
```



#### 12.3. Simulation File


```
-- Company:
-- Engineer:
-- Create Date: 05/26/2025 07:25:34 AM
-- Design Name:
-- Module Name: Sim LUT 16 7 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description: Testbench for LUT 16 7 - simulates a lookup table that maps
         4-bit binary addresses to 7-bit outputs for a seven-segment display.
-- Dependencies: Requires LUT 16 7 component definition
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Entity for the testbench; no ports needed
entity Sim LUT 16 7 is
end Sim LUT 16 7;
architecture Behavioral of Sim LUT 16 7 is
  -- Declaration of the component under test
  component LUT 16 7
    Port (
       address: in STD LOGIC VECTOR (3 downto 0); -- 4-bit input address (values 0 to 15)
       data : out STD_LOGIC_VECTOR (6 downto 0) -- 7-bit output (usually for 7-segment
display)
    );
  end component;
```

```
-- Signals to connect to the component's ports
  signal address: STD LOGIC VECTOR(3 downto 0); -- Test input address
  signal data : STD_LOGIC_VECTOR (6 downto 0); -- Output from the LUT
begin
  -- Instantiate the unit under test (UUT)
  uut: LUT 16 7
    port map (
       address => address,
       data => data
    );
  -- Test process to apply input stimulus
  process
  begin
    -- Apply different 4-bit address values to simulate lookup behavior
    address <= "0000"; -- Expect output for 0
    wait for 100 ns;
     address <= "0001"; -- Expect output for 1
    wait for 100 ns;
     address <= "0010"; -- Expect output for 2
    wait for 100 ns;
     address <= "0011"; -- Expect output for 3
    wait for 100 ns;
     address <= "0100"; -- Expect output for 4
     wait for 100 ns;
     address <= "0101"; -- Expect output for 5
     wait for 100 ns;
    address <= "0110"; -- Expect output for 6
     wait for 100 ns;
     address <= "0111"; -- Expect output for 7
     wait; -- End of simulation (no time delay, simulation halts here)
```

end process;

end Behavioral;

## 12.4. Timing Diagram



13. Rom Address Select (3 bit adder and Mux 2 way 3 bit)

### 13.1. Design Source File

\_\_\_\_\_

- -- Company:
- -- Engineer:
- -- Create Date: 14.05.2025 14:43:41
- -- Design Name:
- -- Module Name: 2\_Way\_3\_Bit\_Mux Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description: A 2-to-1 multiplexer for 3-bit inputs. Selects between input A and B
- -- based on select signal S and assigns the result to output Y.

```
-- Dependencies: None
-- Revision:
-- Revision 0.01 - File Created
-- Include standard logic library
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
-- Entity declaration for the both 2-Way 3-Bit Multiplexer and 3 bit adder to select between Jump
Address and next Address
entity Rom_Address_Select is
  Port (
    A: in unsigned(2 downto 0); -- 3-bit input vector A
    B: in unsigned (2 downto 0); -- 3-bit input vector B
    S : in STD_LOGIC;
                                -- 1-bit select signal
    Y: out unsigned (2 downto 0) -- 3-bit output vector Y
  );
end Rom_Address_Select;
-- Architecture that defines the behavior of the multiplexer
architecture Behavioral of Rom_Address_Select is
```


begin

- -- Multiplexer logic:
- -- When select signal S = '1', output Y is assigned input A
- -- When select signal S = 0, output Y is assigned input B incremented by 1

 $Y \le A \text{ when } (S='1') \text{ else } B+1;$ 

end Behavioral;

### 13.2. Elaborate design



### 13.3. Simulation File

- -- Company:
- -- Engineer:
- -- Create Date: 05/26/2025 07:11:55 AM
- -- Design Name:
- -- Module Name: Sim\_Rom\_Address\_Select Behavioral
- -- Project Name:
- -- Target Devices:
- -- Tool Versions:
- -- Description: Testbench for Rom\_Address\_Select module

```
-- Dependencies: Requires the Rom Address Select component
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
       ______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL; -- Required for using 'unsigned' type and arithmetic
-- Entity declaration for the testbench
entity Sim Rom Address Select is
  -- No ports are required for the testbench
end Sim Rom Address Select;
architecture Behavioral of Sim Rom Address Select is
  -- Declaration of the component under test
  component Rom Address Select
    Port (
      A: in unsigned(2 downto 0); -- 3-bit input address A
      B: in unsigned(2 downto 0); -- 3-bit input address B
      S: in STD LOGIC;
                               -- Select signal (if '0' select A, else select B)
      Y: out unsigned(2 downto 0) -- 3-bit output address Y
    );
  end component;
```

```
-- Internal signals to connect to the DUT (Device Under Test)
  signal A, B, Y: unsigned(2 downto 0); -- 3-bit unsigned vectors
  signal S : STD LOGIC;
                                      -- Select signal
begin
  -- Instantiation of the Rom_Address_Select module
  uut: Rom_Address_Select
     port map (
       A => A,
       B \Rightarrow B,
       S \Rightarrow S,
       Y \Rightarrow Y
     );
  -- Test process to apply stimulus to the module
  process
  begin
     -- Initial inputs
    A \le "110"; -- Set A to 6
     B \le "000"; -- Set B to 0
     S \le 0'; -- Select B (Y should become B = 000'')
     wait for 100 ns;
     -- Change value of B while S is still '0'
     B \le 011"; -- Set B to 3 (Y should be B = 011")
     wait for 100 ns;
```


```
-- Change S to select A instead (Y should become A = "110")

S <= '1'; -- Now select A (Y should become "110")

wait;
end process;
```

### end Behavioral;

### 13.4. Timing Diagram



# Optimization

### **Slow Clock**

The code uses the most significant bit (MSB) of a 26-bit counter (counter(25)) as the divided clock signal. By using the MSB instead of comparing the counter to a fixed value and toggling the signal, we can generate a square wave at a frequency of Clk\_in / 2^26. This approach is beneficial because it conserves logic resources by eliminating the need for complex conditional logic or additional flip-flops.

#### **Program Counter**

We utilized the UNSIGNED type from IEEE.NUMERIC\_STD for arithmetic operations and value management. This approach eliminates type mismatch issues and casting that occur with STD\_LOGIC\_VECTOR, facilitating efficient synthesis and simulation with native numeric behavior.

### Mux 2 Way 3-Bit and 3-Bit Adder (Rom\_Address\_select)

```
Y \le A \text{ when } (S='1') \text{ else } B+1;
```

The entire multiplexer (MUX) logic is implemented in a single line using a conditional signal assignment. This approach minimizes logic by avoiding extra processes or nested if statements, promoting combinational synthesis and clear timing. It allows synthesis tools to easily infer a MUX and an adder.

Additionally, we have included a 3-bit adder to further reduce combinational logic. We utilize unsigned integers to directly apply the addition operator (+) to increment the input by 1.

#### Register Bank

We used a case statement to decode the 3-bit input in Register Bank 3 to an 8-decoder. This approach synthesizes efficiently into logic, typically resulting in a decoder tree. It allows synthesis tools to infer minimal logic paths more easily and leads to cleaner, more maintainable code compared to using a series of if-else statements.

In the register within the register bank, we chose not to use 4 D Flip-Flops for data storage. Instead, we directly assigned the data upon the rising edge of the clock signal. This method helps minimize the use of logic components.

#### Adder/Subtractor Unit

We combined addition and subtraction using a single adder block by modifying the inputs based on the ADD\_SUB control signal. This approach saves hardware resources by avoiding separate adder and subtractor modules and implements subtraction using:

```
A_mod <= A when (ADD_SUB = '0') else not(A);

B_mod <= B when (ADD_SUB = '0') else (others => '0');

temp_sum <= ('0' & unsigned(A_mod)) + unsigned(B_mod) + ("0000" & ADD_SUB);

We did not use the RCA 4 to add 4-bit numbers, which helps minimize the use of logic expressions.
```

### Constrain File

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to the top level signal names
in the project
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
      set property IOSTANDARD LVCMOS33 [get ports Clk]
      create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports Clk]
## Switches
#set property PACKAGE PIN V17 [get ports {sw[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
#set property PACKAGE PIN V16 [get ports {sw[1]}]
  #set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
#set property PACKAGE PIN W16 [get ports {sw[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[2]}]
#set property PACKAGE PIN W17 [get ports {sw[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
```

```
#set property PACKAGE PIN W15 [get ports {sw[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
#set property PACKAGE PIN V15 [get ports {sw[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
#set property PACKAGE PIN W14 [get ports {sw[6]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[6]}]
#set property PACKAGE PIN W13 [get ports {sw[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[7]}]
#set property PACKAGE PIN V2 [get ports {sw[8]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[8]}]
#set property PACKAGE PIN T3 [get ports {sw[9]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
#set property PACKAGE PIN T2 [get ports {sw[10]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
#set property PACKAGE PIN R3 [get ports {sw[11]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[11]}]
#set property PACKAGE PIN W2 [get ports {sw[12]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
#set property PACKAGE PIN U1 [get ports {sw[13]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[13]}]
#set property PACKAGE PIN T1 [get ports {sw[14]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[14]}]
#set property PACKAGE PIN R2 [get ports {sw[15]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
## LEDs
set property PACKAGE PIN U16 [get ports {Reg 7 out[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 out[0]}]
set_property PACKAGE_PIN E19 [get_ports {Reg_7_out[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 out[1]}]
set property PACKAGE PIN U19 [get ports {Reg 7 out[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 out[2]}]
set property PACKAGE PIN V19 [get ports {Reg 7 out[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {Reg 7 out[3]}]
#set property PACKAGE PIN W18 [get ports {led[4]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
#set property PACKAGE PIN U15 [get ports {led[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[5]}]
#set property PACKAGE PIN U14 [get ports {led[6]}]
```

```
#set property IOSTANDARD LVCMOS33 [get ports {led[6]}]
#set property PACKAGE PIN V14 [get ports {led[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[7]}]
#set property PACKAGE PIN V13 [get ports {led[8]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[8]}]
#set property PACKAGE PIN V3 [get ports {led[9]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[9]}]
#set property PACKAGE PIN W3 [get ports {led[10]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[10]}]
#set property PACKAGE PIN U3 [get ports {led[11]}]
      #set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
#set property PACKAGE PIN P3 [get ports {led[12]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[12]}]
#set property PACKAGE PIN N3 [get ports {led[13]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[13]}]
set property PACKAGE PIN P1 [get ports {Zero}]
      set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN L1 [get ports {OverFlow}]
      set property IOSTANDARD LVCMOS33 [get ports {OverFlow}]
##7 segment display
set property PACKAGE PIN W7 [get ports {Display 7 Segment[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {Display 7 Segment[0]}]
set property PACKAGE PIN W6 [get ports {Display 7 Segment[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Display_7_Segment[1]}]
set property PACKAGE PIN U8 [get ports {Display 7 Segment[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Display 7 Segment[2]}]
set property PACKAGE PIN V8 [get ports {Display 7 Segment[3]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {Display_7_Segment[3]}]
set property PACKAGE PIN U5 [get ports {Display 7 Segment[4]}]
      set property IOSTANDARD LVCMOS33 [get ports {Display 7 Segment[4]}]
set property PACKAGE PIN V5 [get ports {Display 7 Segment[5]}]
      set property IOSTANDARD LVCMOS33 [get_ports {Display_7_Segment[5]}]
set property PACKAGE PIN U7 [get ports {Display 7 Segment[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {Display 7 Segment[6]}]
#set property PACKAGE PIN V7 [get ports dp]
      #set property IOSTANDARD LVCMOS33 [get ports dp]
```

```
set property PACKAGE PIN U2 [get ports {an[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
set property PACKAGE PIN U4 [get ports {an[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {an[1]}]
set property PACKAGE PIN V4 [get ports {an[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {an[2]}]
set property PACKAGE PIN W4 [get ports {an[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {an[3]}]
##Buttons
set property PACKAGE PIN U18 [get ports Res]
      set property IOSTANDARD LVCMOS33 [get ports Res]
#set property PACKAGE PIN T18 [get ports btnU]
      #set property IOSTANDARD LVCMOS33 [get ports btnU]
#set property PACKAGE PIN W19 [get ports btnL]
      #set property IOSTANDARD LVCMOS33 [get ports btnL]
#set property PACKAGE PIN T17 [get ports btnR]
      #set property IOSTANDARD LVCMOS33 [get ports btnR]
#set property PACKAGE PIN U17 [get ports btnD]
      #set property IOSTANDARD LVCMOS33 [get ports btnD]
##Pmod Header JA
##Sch name = JA1
#set property PACKAGE PIN J1 [get ports {JA[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[0]}]
##Sch name = JA2
#set property PACKAGE PIN L2 [get ports {JA[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[1]}]
##Sch name = JA3
#set property PACKAGE PIN J2 [get ports {JA[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[2]}]
##Sch name = JA4
#set property PACKAGE PIN G2 [get ports {JA[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[3]}]
##Sch name = JA7
#set_property PACKAGE_PIN H1 [get_ports {JA[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[4]}]
```

```
##Sch name = JA8
#set property PACKAGE PIN K2 [get ports {JA[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[5]}]
##Sch name = JA9
#set property PACKAGE PIN H2 [get ports {JA[6]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[6]}]
##Sch name = JA10
#set property PACKAGE PIN G3 [get ports {JA[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JA[7]}]
##Pmod Header JB
##Sch name = JB1
#set property PACKAGE PIN A14 [get ports {JB[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[0]}]
##Sch name = JB2
#set property PACKAGE PIN A16 [get ports {JB[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[1]}]
##Sch name = JB3
#set property PACKAGE PIN B15 [get ports {JB[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[2]}]
##Sch name = JB4
#set property PACKAGE PIN B16 [get ports {JB[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[3]}]
##Sch name = JB7
#set property PACKAGE PIN A15 [get ports {JB[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[4]}]
##Sch name = JB8
#set property PACKAGE PIN A17 [get ports {JB[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[5]}]
##Sch name = JB9
#set property PACKAGE PIN C15 [get ports {JB[6]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[6]}]
##Sch name = JB10
#set property PACKAGE PIN C16 [get ports {JB[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JB[7]}]
```

```
##Pmod Header JC
##Sch name = JC1
#set property PACKAGE PIN K17 [get ports {JC[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[0]}]
##Sch name = JC2
#set property PACKAGE PIN M18 [get ports {JC[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[1]}]
##Sch name = JC3
#set property PACKAGE PIN N17 [get ports {JC[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[2]}]
##Sch name = JC4
#set property PACKAGE PIN P18 [get ports {JC[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[3]}]
##Sch name = JC7
#set property PACKAGE PIN L17 [get ports {JC[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[4]}]
##Sch name = JC8
#set property PACKAGE PIN M19 [get ports {JC[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[5]}]
##Sch name = JC9
#set property PACKAGE PIN P17 [get ports {JC[6]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[6]}]
##Sch name = JC10
#set property PACKAGE PIN R18 [get ports {JC[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JC[7]}]
##Pmod Header JXADC
##Sch name = XA1 P
#set property PACKAGE PIN J3 [get ports {JXADC[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[0]}]
##Sch name = XA2 P
#set property PACKAGE PIN L3 [get_ports {JXADC[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[1]}]
##Sch name = XA3 P
#set property PACKAGE PIN M2 [get_ports {JXADC[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[2]}]
##Sch name = XA4 P
#set property PACKAGE PIN N2 [get ports {JXADC[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[3]}]
```

```
##Sch name = XA1 N
#set property PACKAGE PIN K3 [get ports {JXADC[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[4]}]
##Sch name = XA2 N
#set property PACKAGE PIN M3 [get_ports {JXADC[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[5]}]
##Sch name = XA3 N
#set property PACKAGE PIN M1 [get ports {JXADC[6]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
##Sch name = XA4 N
#set property PACKAGE PIN N1 [get ports {JXADC[7]}]
      #set property IOSTANDARD LVCMOS33 [get ports {JXADC[7]}]
##VGA Connector
#set property PACKAGE PIN G19 [get ports {vgaRed[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[0]}]
#set property PACKAGE PIN H19 [get ports {vgaRed[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[1]}]
#set property PACKAGE PIN J19 [get ports {vgaRed[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[2]}]
#set property PACKAGE PIN N19 [get ports {vgaRed[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[3]}]
#set property PACKAGE PIN N18 [get ports {vgaBlue[0]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
#set property PACKAGE PIN L18 [get ports {vgaBlue[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[1]}]
#set property PACKAGE PIN K18 [get ports {vgaBlue[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[2]}]
#set property PACKAGE PIN J18 [get ports {vgaBlue[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[3]}]
#set property PACKAGE PIN J17 [get ports {vgaGreen[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaGreen[0]}]
#set property PACKAGE PIN H17 [get ports {vgaGreen[1]}]
      #set property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
#set property PACKAGE PIN G17 [get_ports {vgaGreen[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaGreen[2]}]
#set property PACKAGE PIN D17 [get ports {vgaGreen[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {vgaGreen[3]}]
```

```
#set property PACKAGE PIN P19 [get ports Hsync]
      #set property IOSTANDARD LVCMOS33 [get ports Hsync]
#set property PACKAGE PIN R19 [get ports Vsync]
      #set property IOSTANDARD LVCMOS33 [get ports Vsync]
##USB-RS232 Interface
#set property PACKAGE PIN B18 [get ports RsRx]
      #set property IOSTANDARD LVCMOS33 [get ports RsRx]
#set property PACKAGE PIN A18 [get ports RsTx]
      #set property IOSTANDARD LVCMOS33 [get ports RsTx]
##USB HID (PS/2)
#set property PACKAGE PIN C17 [get ports PS2Clk]
      #set property IOSTANDARD LVCMOS33 [get ports PS2Clk]
      #set property PULLUP true [get ports PS2Clk]
#set_property PACKAGE_PIN B17 [get_ports PS2Data]
      #set property IOSTANDARD LVCMOS33 [get ports PS2Data]
      #set property PULLUP true [get ports PS2Data]
##Quad SPI Flash
##Note that CCLK 0 cannot be placed in 7 series devices. You can access it using the
##STARTUPE2 primitive.
#set property PACKAGE PIN D18 [get ports {OspiDB[0]}]
      #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[0]}]
#set property PACKAGE PIN D19 [get ports {QspiDB[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[1]}]
#set property PACKAGE PIN G18 [get ports {QspiDB[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[2]}]
#set property PACKAGE PIN F18 [get ports {QspiDB[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[3]}]
#set property PACKAGE PIN K19 [get ports QspiCSn]
      #set property IOSTANDARD LVCMOS33 [get ports QspiCSn]
```

### Workload Distribution

Wikramaratna S. I. P.

- ... Final Nano Processor Design
- ... Register Bank
- ... Instruction Decoder
- ... LUT\_16\_7

de Silva N. N. B.

- ... Adder Substractor 4 bit unit
- ... Program Counter
- ... Presentation

Bandara S. A. N. K.

- ... Mux 2 way 4 bit
- ... Mux 8 way 4 bit
- ... Lab Report

Padmasiri G.R.H.D.

- ... Rom Address Select
- ... Program Rom

### Difficulties we face

During the development of our nanoprocessor, we encountered several technical and collaborative challenges. Below are the key difficulties we faced and how we addressed them:

#### 1.Port Connection Issues

In the initial stages of the project, we faced difficulties in establishing proper connections between ports. Although the ports were connected physically, the communication was not functioning as expected due to incorrect configurations. After multiple attempts and adjustments, we were eventually able to establish the connections correctly.

### 2. High Utilization of Lookup Tables (LUTs)

At the beginning, our design resulted in a very high usage of lookup tables, which affected performance and scalability. We carried out several rounds of optimization, including logic simplification and resource sharing. Through these efforts, we successfully reduced LUT usage by more than 50%.

### 3. File Sharing and Version Control Issues

Initially, we shared project files using WhatsApp. However, this method led to multiple problems, such as the presence of duplicate files and corrupted or outdated versions. To resolve this, we created a GitHub repository, which significantly streamlined collaboration. Using GitHub enabled better version control, easier file sharing, and efficient distribution of tasks among team members.

### 4. Missing Components in Development Machines

At times, certain necessary software components or tools were missing from the development environments on some team members' machines. These issues were resolved collaboratively using GitHub, where updated dependencies and installation guides were made accessible to everyone, ensuring consistency across all development systems.

# Conclusion

The successful completion of the Nano Processor lab project has greatly enhanced our understanding of digital system design and the practical implementation of processor architecture. Throughout this lab course, we developed each essential component systematically—from fundamental modules like the slow clock and multiplexers to more complex systems such as the instruction decoder, register bank, and the integrated nano processor itself. This modular design approach not only reinforced theoretical concepts but also improved my skills in VHDL programming, simulation practices, and system-level thinking.

The processor's ability to accurately execute instructions such as MOVI, ADD, NEG, and JZR clearly demonstrated the correctness and functionality of the architecture and instruction decoding. Additionally, the use of a slow clock and reset mechanisms allowed for detailed, step-by-step observation of instruction execution, facilitating a deeper analysis of control signal behavior and data flow within the processor.

Overall, this project provided us with valuable hands-on experience and practical insights into the design and debugging of digital systems. It also highlighted the importance of precise planning, iterative testing, and effective collaboration in successfully realizing complex hardware systems.

# Group 37

230703N – Wikramaratna S. I. P.

230126X – de Silva N. N. B.

230081D – Bandara S. A. N. K.

230453V - Padmasiri G.R.H.D.