

timing information from a control line called the bus clock, shown in fig a. The signal on this line has 2 phases: a high level followed by a low level. The two phases constitute a clock cycle. The first half of the cycle between the low-to-high and high-to-low transitions is often referred to as a clock pulse.

· Timing signals: A commally placed pulses on this common line.

- · Bus cycle: Two or more timing intervals in which single data transfer takes place.
- The Signal has 2 phases: a high level followed by a low level. The 2 phases constitute a clock cycle.
- on control lines as shown in fig a.
- of the command will indicate an ilp operation and specify the longth of the operand to be read.
- · Information travels at speed determined by physical and electrical characteristics.
- · Clock pulse width should be long to allow the devices to decode the address and control signal.

 Clock pulse width must be longer than manimum propagation delay.
- · As signals are changing states blu tokent to to t., information on bus is unreliable.
 - · Slave places requested 1/p data at t1.

- data on data lines into its input buffer.
 - The figure b shows 2 views, signal seen by master and seen by shave.

Color of the Fall

Master sends the address and command line at to (lig b).

These donot actually visible on bus until tam

At this, signal reaches slave. Intum, slowe decodes it.

At t, slave sends requested data and at time to master bads data into its ilp buffer. The data must be continued to be valid after time of the buffers.

An input transfer using multiple clock cycles: (fig c).

During clock cycle (1), moster sends address
and commands info to the bus requesting
read operation. Slowe receives and decodes it.

- · At beginning of clock cycle -2, it makes access to respond immediately.
- The date becomes ready and are placed in the bus at clock cycle (3) there, the slave asserts a control signal called slave ready.

 The master strobes the data to its input buffer
- at the end of clock cycle (3).


 The bus transfer operation is now complete and master sends a new address to steart a new transfer in clock cycle (4).

2

Emploin handstake control of data transfer during an input operation.

Ans.

Handshake control of duta transfer during an input operation.



- o This asynchronous bus uses hardshake signals blue master and slave for a ordinating data transfers.
- Master ready: control signed used to indicate that master is ready for a transaction (MR).
- · Slave ready: Control signed used to indicate that slave is ready for a transaction (SR).

Dt to - master places the address and all devices on the bus and all devices on the bus and all

- · At t., master sets MR-signed to line to inform all devices that the address I command information is ready.
 - o This causes all other devices on the bus to decade the address.
 - · The delay t. to is intended to allow for any skew that may occurs on the bus.
 - · Skew occurs when 2 signals transmitted from I source can ive at destination at different time.
- Therefore, the delay t, to should by larger that the manimum possible be skew.
- At to slave performs the ilp operation and sets SR signal to I to inform all the devices that is ready.

- · At t3, SR signal anniver at moster indicating that the 11p data are available on bus.
- oft ta, master removes address command information from bus.
- . At to, when the device interface receives the 1 to 0 transmission of MR signal, it removes data and SR signal from the bus. This completes the ilp transfer.

No man and some some


And the second second

3)

Emplain handshake control of data transfer during an output operation

Ger

Handstrake control of data transfer ducing



- The Himing for an output operation is illustrated in above figure.
- input operation. It also contains 2 control lines:
 - DMR (Master Ready): Used to Indicate that master is ready for transaction.
- 2) Slave Ready (SR): used to indicate trade slave is ready for transaction.

- on bus, is master places the output data on the data dines.
 - . At ti, master sets MR signal to 1 to inform all devices that the address I command informs ready.
 - · MR signal = 1 causes all clevices on the bus to decode the address.
 - · The delay to to is interded to allow for any skew that may occurs on the bub.
 - · Show occurs when signals transmitted from I source arrive of destination at different time.
- Therefore the delay t, to should be larger that the manimum possible bus skew.
- · At t., slawe performs required output Operation and sets SR signal to 1 to inform all devices that it is ready.
- · At t3, SR signal corrives at master indicating that the outplut data are available on bus.

At the master serious address!

Command information from bus.

At the when device the interface receives the 1 to 0 transition of MR signal. it serious data and SR signal from the bus. This completes output operation

The same that the same of the

a) Define the process of Bres arbitration. Emplain with need diagram

An: The device that is allowed to initiate data transfer on the bus at any given time. is couled the bus mouter. Bus another the next device to become the bus master is selected and bus mastership is transferred to it.

of device that wishes to use the bus sends a request to the an bitter. When multiple sequests armive at same time, the arbiter selects on request and grants the bus to comes ponding device.

o It there is no particular urgency, the ambiter many grant but using a simple round robin scheme.

Bus arbitration:




Fig.a 06


. Fig. a illustrates as amongement for bus arbitration involving 2 masters. · BAI and BA2 - Bus - request lines. · BGI and BG2 - Bus -grant lines. · Mosker requests use of the bus by activating its bus request line. " It single BR is sent, the authiter activates the corresponding bus grant. · Once the transfer is completed the mouter deathvates its bus- request and the arbiter doadicates its bus-great. 321 361 882 362 883 863

- . The hig b i Unstrates a possible sequence of events for the case of 3 masters.
 - · Let suy, moster 2 sends a sequent to use the bus first. Since there is no other request, the arbiter grants the bus to this master by asserting bus 2. and it seleases bus by deactivating BR2.
- By this time, both master I and 3 have activated their request thes.
- . Hore, since master I has higher priority than that of master 3, the arbiter activates BGI granting the bus to master 1.
- BRI, the arbiter deactivates Bbil and activating activates Bbil and activates Bbil and
- The important to note that the bus is granted to master I before master 3 even though master 3 activated its sequest line before maister 1.

5) Define bus. Emploin Ilo interface for an input device with switchble diagnorms.

Ans: Bus is defined as set of parallel wires used for date communication blu different parts of computer.

- The below figure a only I source [destiration pain of units can use this but to transfer data at any I time.
- used to coursy address, data and control signals. It o devices into feaces are connected to these lines.




hig a. A single bus structure

- when the processor places a particular address on the address lines, it is enamined by the address decoders of all devices on the hu
- · The devices that recognizes this address responds to the command issued on the control lines.
- o The perocessor uses the control unes to request either sead or write operation, and the requested data one transferred over the data lines.
- · Any machine instruction that can causes memory can be used to transfer data to I from an IIO device.
- on Ito orevice.

 For ex: if the ilp device in fig to is
 a leastward; and if DATAIN is its date
 register, the instruction:

Load R2, DATAIN.



- . This instruction reads the data from DATAIN and stores them into processor register R2:
- · the Store R2, DATAOUT.

sends the contents of register R2 to becation DATAOUT, which may be that data register of a display device interface.

- The status and control registers content information relevant to the operation of the Ilo devices.
- The ceddress decoder, the data and steatus segisters and the control circuitry required to coordinate I 10 transfers constitute the devices interface circuit.