





Libro página 186

Fundamentos de Comunicación serial


Teresa Orvañanos Guerrero

01100011




Serial RS232 DB9 Male to Female Cable

The length: 1.5m/4.92ft , 3m/9.84ft , 5m/16.4ft (optional)




DB9 Female



DB9 Male


DB9M Connector



RS232 Pin Out


Pin #	Signal
1	DCD
2	RX
3	TX
4	DTR
5	GND
6	DSR
7	RTS
8	CTS
9	RI





frame
package



baud
rate



Frame Formats

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of the following as valid frame formats:

- 1 start bit
- 5, 6, 7, 8, or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits





Datasheet página 140 / Libro página 187

USART (Universal Synchronous and Asynchronous serial receiver and transmitter)

Teresa Orvañanos Guerrero

El ATmega16A el USART puede trabajar en modos:

- ⇒ - Normal asíncrono
 - Asíncrono de doble vel
 - Síncrono maestro
 - Síncrono esclavo
- } ASíncrono
- } síncrono

UCSRC bit UMSEL

⇒ 0 = com. asíncrona

1 = síncrona

transmission
data reception

UDR = 0b 10101010 ;
uint8_t dato = UDR;

UDR

Bit	7	6	5	4	3	2	1	0	
UCSRB									
									UDR (Read)
									UDR (Write)
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	


Buffer de transmission o reception

✗ while (cero_en_bit(&UDR, 2)) {} // Nooooo !!! Primero leer UDR en variable

ⓘ
UDR |= (1 << 2);
UDR |= (1 << 3);

UCSRA

Bit	control int.			indican error			siempre 0		UCSRA
	7	6	5	4	3	2	1	0	
	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	



* Errores en Recepción

UCSRB

	Interruption enable			~EN Enable		#bits el no bit de UDR			
Bit	7	6	5	4	3	2	1	0	
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0 1	0 0	0 0	0 1	0 1	0 0	0 0	0 0	

UDR = 0b00001111


RXCIE 1- Int. cuando recibe un dato !!!
0- No int

TXCIE 1- Int. cuando termino la trans. ←
0- No int

UDRIE- 1- Int. cuando listo para trans. ←
0- No. int

RXEN- 0- Deshabilita Recepción
1- Habilitar Recepción

TXEN- 0- Deshabilita Transmision
1- Habilitar transm...



¡ 9 bits en total !
Leer o escribir ANTES
de leer o escribir al UDR

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

11⁵ configuré p/ 9 bits *

TRANSMITIR 9 BITS

- ① UCSRB |= (1 << 0); *
- ② UDR = 0b00001111;




UCSRB |= (0 << 0); X MAL

* UCSRB |= ~(1 << 0); ✓

RECIBIR 9 BITS

```
uint16_t dato = 0;
if (uno_en_bit(&UCSRB, 1)) { dato |= (1 << 8) }
```

```
uint8_t temp;
temp = UDR;
dato |= temp;
```



UCSRC

tamaño dato en com sincrona....

Bit	7	6	5	4	3	2	1	0	
	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	UCSRC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	1	0	0	0	0	1	1	0	

Table 64. UMSEL Bit Settings

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

Table 66. USBS Bit Settings

USBS	Stop Bit(s)
0	1-bit
1	2-bit

Table 65. UPM Bits Settings

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

Table 67. UCSZ Bits Settings

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

UBRR 16 bits \rightarrow UBRRH : UBRL
para velocidad de transmisión


UBRRH : UBRL

0000 0000 25

Table 69. Examples of UBRR Settings for Commonly Used Oscillator Frequencies

Baud Rate (bps)	$f_{osc} = 1.0000 \text{ MHz}$				$f_{osc} = 1.8432 \text{ MHz}$				$f_{osc} = 2.0000 \text{ MHz}$			
	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1	
	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%
76.8k	—	—	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%
115.2k	—	—	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%
230.4k	—	—	—	—	—	—	0	0.0%	—	—	—	—
250k	—	—	—	—	—	—	—	—	—	—	0	0.0%
Max ⁽¹⁾	62.5 kbps		125 kbps		115.2 kbps		230.4 kbps		125 kbps		250 kbps	

UBRR = 12;



Table 70. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)

Baud Rate (bps)	$f_{osc} = 3.6864 \text{ MHz}$				$f_{osc} = 4.0000 \text{ MHz}$				$f_{osc} = 7.3728 \text{ MHz}$			
	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1	
	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	383	0.0%
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%
14.4k	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%
19.2k	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%
28.8k	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
38.4k	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
57.6k	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
76.8k	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
115.2k	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%
230.4k	0	0.0%	1	0.0%	0	8.5%	1	8.5%	1	0.0%	3	0.0%
250k	0	-7.8%	1	-7.8%	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%
0.5M	—	—	0	-7.8%	—	—	0	0.0%	0	-7.8%	1	-7.8%
1M	—	—	—	—	—	—	—	—	—	—	0	-7.8%
Max ⁽¹⁾	230.4 kbps		460.8 kbps		250k bps		0.5 Mbps		460.8 kbps		921.6 kbps	

UDR data
UCSRA flags / Errors recep / } no config

UCSRB Interrupt / transm y/o recep / #bits / 9^o bit ←

UCSRC paridad / bits parada / #bits ←

✓ UBR2 (UBRRH:UBRRL) baud rate ←

INICIALIZACIÓN / CONFIGURACIÓN

C Code Example⁽¹⁾

$F_{CPU} = 1000000$

```
#define FOSC 1843200 // Clock Speed
```

```
#define BAUD 9600
```

```
#define MYUBRR FOSC/16/BAUD-1
```

```
void main( void )  $F_{CPU}$ 
```

```
{
```

```
    ::
```

```
    USART_Init ( MYUBRR );
```

```
    ::
```

```
}
```

```
void USART_Init( unsigned int  $uint16_t$  ubrr)
```

```
{
```

```
    /* Set baud rate */  $uint32_t$ 
```

```
    {  $\rightarrow$  UBRRH = (unsigned char) (ubrr >> 8);
```

```
      UBRRL = (unsigned char) ubrr;
```

```
    /* Enable receiver and transmitter */
```


```
    UCSRB = (1<<RXEN) | (1<<TXEN) | (1<<RXCIE);
```

```
    /* Set frame format: 8data, 2stop bit */
```

```
    UCSRC = (1<<URSEL) | (1<<USBS) | (3<<UCSZ0);
```

```
}
```

$UCSRB = 0b10011000;$



vel

2 bits
stop

11

```
void main (void) {
```

```
    ==
```

```
    USART_Transmit (5);
```

```
    ==
```

```
}
```

C Code Example⁽¹⁾

uint8_t

```
void USART_Transmit(unsigned char data )
```

```
{
```

```
    /* Wait for empty transmit buffer */
```

```
    while ( !( UCSRA & (1<<UDRE) ) ) {} // Trabaja hasta q' listo
```

```
    /* Put data into buffer, sends the data */
```

```
    UDR = data;
```

```
}
```

falso = 0

verdad = no cero



Si UDRE = 0 .
NO LISTO
v = 0
!(falso)
verdad

Si UDRE = 1 .
LISTO
v = 1
!(verdadero)
falso


RECIBIR

... \approx trabajo \checkmark utilizar interrupción RXCIE

0 - falso
no 0 - verdad

C Code Example⁽¹⁾

```
unsigned char USART_Receive( void )  
{  
    unsigned char  
    /* Wait for data to be received */  
    while ( !(UCSRA & (1<<RXC)) )  
    /* Get and return received data from buffer */  
    return UDR;  
}
```



Si $RXC = 0$ $\therefore * = 0$
NO DATOS $!(falso)$
verdad

Si $RXC = 1$ $\therefore * = 1$
SI DATOS $!(verdad)$
falso

```

//
USART_Flush();
//


```

C Code Example⁽¹⁾

```

void USART_Flush( void )
{
    uint8_t unsigned char dummy;
    while ( UCSRA & (1<<RXC) ) dummy = UDR;
}

```



Si $RXC = 0$ $\therefore * = 0$
 NO DATA (false)

Si $RXC = 1$ $\therefore * = 1$
 SI DATA (verdad)

