

INTEL UNNATI INDUSTRIAL TRAINING

On

The Design and Implementation of Automated Teller Machine(FSM)Controller

By

MULAM AKSHAYA PRIYA(20JN1A05A5)

&

MADIRI NIRVIGHNA(20JN1A0591)

Under the guidance of

Mr.PRAPULLA KUMAR,M.Tech(Ph.D)

Assistant Professor

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING


SREE VENKATESWARA COLLEGE OF ENGINEERING

(Approved by AICTE, New Delhi and Affiliated to Jawaharlal Nehru Technological University – Anantapur)


GOLDEN NAGAR, NH5 BYPASS ROAD, NORTH RAJUPALEM, KODAVALURU (V&M), SPSR NELLORE

An ISO 9000:2015 Certified Institution


BLOCK DIAGRAM



FSM STATE DIAGRAM



FSM (mealy/moore) of the Design and Implementation of Automated Teller Machine(FSM)



Verolig Code:

```
module ATM-Withdrawal(  
    input wire clk,  
    input wire reset,
```

```
input wire enable,  
input wire keypad,  
input wire card_detected,  
input wire pin_entered,  
input wire withdrawal_button,  
output reg dispense_cash,  
output reg transaction_complete  
);
```

```
// Internal state definition
```

```
typedef enum logic [2:0] {
```

```
    IDLE,
```

```
    CARD_INSERTED,
```

```
    PIN_ENTERED,
```

```
    TRANSACTION,
```

```
    CASH_DISPENSED
```

```
} state_t;
```

```
// Registers
```

```
reg [2:0] state_reg;
reg [3:0] incorrect_attempts_reg;
reg [3:0] cash_count_reg;
reg [7:0] pin_reg;

// Constants
parameter MAX_INCORRECT_ATTEMPTS = 3;
parameter WITHDRAWAL_AMOUNT = 100;

// State register and next state logic
always @(posedge clk, posedge reset) begin
    if (reset) begin
        state_reg <= IDLE;
        incorrect_attempts_reg <= 0;
        cash_count_reg <= 0;
        pin_reg <= 0;
    end else begin
        case (state_reg)
            IDLE:
```

```
if (enable && card_detected)
    state_reg <= CARD_INSERTED;
```

CARD_INSERTED:

```
if (enable && pin_entered)
    state_reg <= PIN_ENTERED;
else if (!card_detected)
    state_reg <= IDLE;
```

PIN_ENTERED:

```
if (enable && keypad)
    state_reg <= TRANSACTION;
else if (!pin_entered)
    state_reg <= CARD_INSERTED;
```

TRANSACTION:

```
if (cash_count_reg >= WITHDRAWAL_AMOUNT)
    state_reg <= CASH_DISPENSED;
else if (!withdrawal_button)
    state_reg <= PIN_ENTERED;
```

CASH_DISPENSED:

```
if (enable)
```



```

        state_reg <= IDLE;
    endcase
end
end

// State actions and outputs
always @(state_reg or withdrawal_button) begin
    case (state_reg)
        IDLE:
            dispense_cash <= 0;
            transaction_complete <= 0;
        CARD_INSERTED:
            dispense_cash <= 0;
            transaction_complete <= 0;
        PIN_ENTERED:
            dispense_cash <= 0;
            transaction_complete <= 0;
        TRANSACTION:

```

```

    if (withdrawal_button && cash_count_reg <
WITHDRAWAL_AMOUNT) begin
        cash_count_reg <= cash_count_reg + 10;
        dispense_cash <= 1;
    end else begin
        dispense_cash <= 0;
    end
    transaction_complete <= 0;
CASH_DISPENSED:
    cash_count_reg <= cash_count_reg -
WITHDRAWAL_AMOUNT;
    dispense_cash <= 0;
    transaction_complete <= 1;
endcase
end

```


endmodule The designed ATM controller FSM should perform the following checks

- Invalid PIN entry (3 times allowed and later it should lock the account for next 24 hours)

- Withdraw
- Deposit
- Old balance and new balance display
- Mini statement for the recent transactions


Software Installation:

<https://www.intel.com/content/www/us/en/software-kit/665990/intel-quartus-prime-lite-edition-design-software-version-18-1-for-windows.html>




1.INVALID PIN ENTRY:

Verilog Code of Invalid Pin entry:




The screenshot shows the Quartus Prime Lite Edition interface with the file 'InvalidPinEntry.v' open. The code defines a module with inputs 'clk', 'reset', and 'validPin', and an output 'invalidPin'. It includes local parameters for 'IDLE', 'WAIT_PIN', 'CHECK_PIN', and 'INVALID'. The logic uses a state machine to track pin entry attempts, incrementing a 'pinCount' and setting 'invalidPin' to 1 when a pin is entered incorrectly.

```
1 module InvalidPinEntry(  
2     input wire clk,  
3     input wire reset,  
4     input wire validPin,  
5     output reg invalidPin  
6 );  
7  
8  
9     reg [2:0] state;  
10  
11     localparam IDLE = 3'b000;  
12     localparam WAIT_PIN = 3'b001;  
13     localparam CHECK_PIN = 3'b010;  
14     localparam INVALID = 3'b011;  
15  
16  
17     reg [1:0] pinCount;  
18  
19     reg validPinSync;  
20  
21  
22  
23  
24     always @(posedge clk) begin  
25         if (reset) begin  
26             state <= IDLE;  
27             pinCount <= 0;  
28             invalidPin <= 0;  
29             validPinSync <= 0;  
30         end else begin  
31             state <= next_state;  
32             pinCount <= next_pinCount;  
33             invalidPin <= next_invalidPin;  
34             validPinSync <= validPin;  
35         end  
36     end  
37  
38
```




This screenshot shows the continuation of the Verilog code from the previous block. It implements the state transition logic for the pin entry state machine, including the 'case' statement for state transitions and the logic for updating 'pinCount' and 'invalidPin' based on the current state and 'validPin' input.

```
39  
40     always @(state or pinCount or validPinSync) begin  
41         next_state = state;  
42         next_pinCount = pinCount;  
43         next_invalidPin = invalidPin;  
44  
45         case (state)  
46             IDLE:  
47                 if (validPinSync) begin  
48                     next_state = WAIT_PIN;  
49                     next_pinCount = 1;  
50                 end  
51             WAIT_PIN:  
52                 if (validPinSync) begin  
53                     next_pinCount = pinCount + 1;  
54                     if (pinCount == 0) begin  
55                         next_state = CHECK_PIN;  
56                     end  
57                 end else begin  
58                     next_state = IDLE;  
59                 end  
60             CHECK_PIN:  
61                 if (validPinSync) begin  
62                     if (pinCount == 0) begin  
63                         next_invalidPin = 1;  
64                         next_state = INVALID;  
65                     end else begin  
66                         next_state = IDLE;  
67                     end  
68             INVALID:  
69                 if (validPinSync) begin  
70                     next_state = WAIT_PIN;  
71                     next_pinCount = 1;  
72                     next_invalidPin = 0;  
73                 end else begin  
74                     next_state = IDLE;  
75                     next_invalidPin = 0;  
76                 end  
77         endcase  
78     end  
79  
80 endmodule
```



This screenshot shows the final part of the Verilog code, including the 'endmodule' statement and the 'endcase' statement. The code is now complete and ready for compilation.

```
75     end  
76  
77     endcase  
78  
79     end  
80 endmodule
```

Open Project www.BANDICAM.com

← → ↑ ↓ This PC > Local Disk (C:) > Search Local Disk (C:)

Organize ▾ New folder

Name	Date modified	Type
856a7dbccce93ac3dc19e7daa5e0	16-06-2022 10:55	File folder
Autocrm	25-06-2022 08:01	File folder
database	13-06-2022 08:26	File folder
Intel	10-06-2022 12:03	File folder
intelFPGA_lite	23-06-2023 12:33	File folder
M2 EXAM	25-06-2022 08:04	File folder
m2practice	22-06-2022 14:29	File folder
PerfLogs	07-12-2019 14:44	File folder
Program Files	14-07-2023 21:17	File folder
Program Files (x86)	14-07-2023 21:17	File folder
SQLSeiver2016Media	11-06-2022 20:51	File folder
SWCation	10-06-2022 13:14	File folder

File name: Quantus Prime Project File (*.qg)

Search altera.com

IP Catalog

Device Family Cyclone V (E/GX/GT/SX/SE/ST)

Open Project

Training Support

Installed IP

Project Directory

No Selection Available

Library

- Basic Functions
- DSP
- Interface Protocols
- Memory Interfaces and Controllers
- Processors and Peripherals
- University Program

Search for Partner IP

Close page after project load

Don't show this screen again

intel

Messages


Type ID Message

System Processing

Type here to search

28°C Mostly cloudy 19:27 15-07-2023

28°C Mostly cloudy 19:56 15-07-2023



Quartus Prime Lite Edition - C:\intelFPGA_lite\18.1\fulladder - fulladder

File Edit View Project Assignments Processing Tools Window Help

fulladder

Project Navigator Hierarchy

Entity/Instance

Cyclone V: 5CEBA2F17A7

fulladder

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Timing Analysis

fulladder.v

```
1 module atm(  
2     input clk,  
3     input rst,  
4     input [3:0] sel,  
5     input [7:0] data_in,  
6     output reg [7:0] data_out,  
7     output reg face_unlock  
8 );  
9     reg [7:0] mem[1024];  
10    integer i;  
11    initial begin  
12        for (i = 0; i < 1024; i = i + 1) begin  
13            mem[i] = 0;  
14        end  
15    end  
16    always @(posedge clk) begin  
17        if (rst == 1) begin  
18            data_out <= 0;  
19            face_unlock <= 0;  
20        end else begin  
21            case (sel)  
22            0: begin  
23                data_out <= mem[0];  
24                face_unlock <= 0;  
25            end  
26            1: begin  
27                data_out <= mem[1];  
28                face_unlock <= 0;  
29            end  
30            2: begin  
31                data_out <= mem[1];  
32            end  
33        end  
34    end  
35 end
```

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Find... Find Next

Type ID Message

System Processing

Type here to search

28°C Mostly cloudy 19:28 15-07-2023

28°C Mostly cloudy 19:57 15-07-2023

Project Navigator Hierarchy

Entity: Instance

Cyclone V: 5CEBA2F17A7

fulladder

Tasks Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - Timing Analysis

fulladder.v

```

41: end
42: 5: begin
43:     data_out <= mem[5];
44:     face_unlock <= 0;
45: end
46: 6: begin
47:     data_out <= mem[6];
48:     face_unlock <= 0;
49: end
50: 7: begin
51:     data_out <= mem[7];
52:     face_unlock <= 0;
53: end
54: 8: begin
55:     data_out <= mem[8];
56:     face_unlock <= 0;
57: end
58: 9: begin
59:     data_out <= mem[9];
60:     face_unlock <= 0;
61: end
62: 10: begin
63:     data_out <= mem[10];
64: end
65: endcase
66: end
67: end
68: endmodule
69:
70:

```

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP

Find... Find Next

Type ID Message

System Processing

Project Navigator Hierarchy

Entity Instance

Cyclone V: 5CEBA2F17A7

fulladder

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Timing Analysis

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Flow Messages

Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status In progress - Sat Jul 15 19:31:19 2023

Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition

Revision Name fulladder

Top-level Entity Name fulladder

Family Cyclone V

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Find... Find Next

Type ID Message

20030 Parallel compilation is enabled and will use 2 of the 2 processors detected

System Processing (5)

Quartus Prime Lite Edition - C:/intelFPGA_lite/18.1/fulladder - fulladder

File Edit View Project Assignments Processing Tools Window Help

www.BANDICAM.COM

Search altera.com

Project Navigator Hierarchy

Entity Instance

Cyclone V: SCEBA2F17A7

fulladder

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	In progress - Sat Jul 15 19:31:19 2023
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	fulladder
Top-level Entity Name	fulladder
Family	Cyclone V

Tasks

Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - Timing Analysis

4%

Messages

Type ID Message

20030 Parallel compilation is enabled and will use 2 of the 2 processors detected

System Processing (5)

Type here to search

Type here to search

4% 00:00:1

19:31 15-07-2023

28°C Mostly cloudy

19:53 15-07-2023

Rain tomorrow

ENG

Quartus Prime Lite Edition - C:/intelFPGA_lite/18.1/fulladder - fulladder

www.BANDICAM.com

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity Instance

Cyclone V: 5CEBA2F17A7

fulladder

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	In progress - Sat Jul 15 19:32:12 2023
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	fulladder
Top-level Entity Name	fulladder
Family	Cyclone V

Tasks

Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - Time Analysis

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
 - Search for Partner IP

Find... Find Next

Type ID Message

20030 Parallel compilation is enabled and will use 2 of the 2 processors detected

System Processing (5)

Type here to search

Type here to search

Rain tomorrow

28°C Mostly cloudy

19:32 15-07-2023

19:58 15-07-2023

Quartus Prime Lite Edition - C:/intelFPGA_lite/18.1/fulladder - fulladder

File Edit View Project Assignments Processing Tools Window Help

www.BANDICAM.COM

Search altera.com

Project Navigator Hierarchy

Entity Instance

Cyclone V: 5CEBA2F17A7

fulladder

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	In progress - Sat Jul 15 19:32:12 2023
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	fulladder
Top-level Entity Name	fulladder
Family	Cyclone V

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
 - Search for Partner IP

Tasks

Compilation

Task

- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- FPGA Netlist Writer

Messages

Type ID Message

20030 Parallel compilation is enabled and will use 2 of the 2 processors detected

System Processing (5)

Type here to search

Type here to search

28°C Mostly cloudy 19:32 15-07-2023

28°C Mostly cloudy 19:59 15-07-2023

Project Navigator Hierarchy

Entity Instance

Cyclone V: 5CEBA2F17A7

fulladder

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Flow Messages
- Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	In progress - Sat Jul 15 19:32:54 2023
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	fulladder
Top-level Entity Name	fulladder
Family	Cyclone V

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP

Tasks

Compilation

Task

- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programme)

All <<Filter>> Find... Find Next

Type ID Message

20030 Parallel compilation is enabled and will use 2 of the 2 processors detected

System Processing (5)