

Q8

i) Explain different purpose of embedded system with example

→ The main purpose of an embedded system is to automate the human driven activities such that the task can be performed with higher reliability & efficiency. The different purpose are explained below:

i) Data collection: In embedded system, the data is collected from other external devices for storage, analysis, manipulation or transmission. Data may be in analog or digital form.

System working with digital data require analog to digital converter if collected data is in analog form. The collected data can be ~~meaningful~~ used for meaningful purpose based on the functionality of embedded system. For instance, a digital camera collects data, stores it & finally provides graphical representation of data in the form of captured image.

ii) Data Communication: An embedded system is required to convert two or more devices which may be at close vicinity or at remote location. Embedded System are incorporated with different wireless modules or wireline modules for communication purpose.

for example, If we have to transfer image captured using Camera into Laptop, we can use either WIFI or serial communication (using data cable).

(iii) Data processing : The collected data in embedded system is subjected to some sort of processing for which embedded systems are equipped with data processing modules. Speed coder, audio video code etc can be few examples of data processing unit. Data processing includes the manipulation of data for appropriate purpose.

(iv) Application specific user interface:


To provide a better user interface based on application, has been one of the concerns of contemporary embedded systems. Keypads, simple LCD modules, speakers etc are basic common ~~user~~ interfaces for users. However sensitive touch pad along with high definition display has been the sophisticated interface implemented in current scenario.

(v) Monitoring : Many embedded systems are incorporated with sensors to check state of different parameters. These parameters can be current, voltage, temperature etc.


(vi) control : For control purpose, actuators along with sensors are present in embedded system. The sensor connected in input port detects the change in desired parameter. Actuators at output port are controlled accordingly to implement desired functionality.

2) Design a single phase processor that outputs Fibonacci number upto  $n$  places. What are the optimization opportunities in a single purpose processor.


⇒ A. Black Box View




C. FSM



D. Datapath of the processor that generates Fibonacci series:



## E. FSM controller for Fibonacci series generator:



⇒ The optimization opportunities in single purpose processor are as follows:

- i) Optimizing the original program.
- ii) Optimizing the FSM → merge state, Eliminate state, Separate state.
- iii) Optimizing Datapath → sharing of functional units  
use of multi functional unit.
- iv) Optimizing the FSM → state encoding  
state minimization.

3) Explain the architecture of general purpose processor. What are the criteria to select the processor.





Fig: Architecture of general purpose processor (GPP)

The architecture of GPP can be explain as below

Date \_\_\_\_\_  
Page \_\_\_\_\_

- Datapath:

- Circuitry for transforming data : ALU to perform operation
- mechanism for storing temporary data : Register to store data

- Control unit:

- Controller:

- consist of a state register & control logic
- generate control signal
- Fetch cycle
- ~~control~~ determines next value of PC

- Memory:

- Registers - short term storage
- memory - medium or long term storage

⇒ The criteria to select the processor are as follows -

(i) Technical aspects: Selection of processor must be done based on required speed within limited power, size & cost

(ii) Non Technical aspect: Before selecting microprocessor, one must be aware of development environments, prior expertise of processor, licensing arrangements & so on.

speed while base on technical aspects, speed of processor can be measured & compared using following methods.

### i) Clock speed of processor?

- No of instruction per clock cycle - may differ
- Speed can be compared based on clock speed of processors.

### ii) Instruction per second:

- Speed can be evaluated using number of instructions executed per second
- Complexity of each instruction may differ

### iii) Dhrystone benchmark:

- It is a program that runs on different processors & evaluates their performance based on execution of certain operations.

- Integer arithmetic & string-handling capabilities are examined
- Since processors can execute such operations thousands of time in a second, Speed of processor may be expressed in terms of Dhrystones per seconds.

### iv) Millions of instruction per second (MIPS):

- general measure of computing performance & the amount of work a processor can do
- Based on Dhrystone benchmark
- Can be useful when comparing performance of processors having similar architecture.
- The origin of MIPS is based on VAX 11/780 which could execute one million instruction per second.  
→ It could execute 2757 Dhrystone / second so  
 $1 \text{ MIPS} \approx 2757 \text{ Dhrystone / second}$

Q). Design the internal architecture of  $4 \times 4$  ROM. Explain the memory write ability and storage permanence with example.

⇒ As ROM can be represented by  $m \times n$ , where  $m$  denotes number of words in ROM &  $n$  represent number of bits in each word.

For  $4 \times 4$  ROM,  $m=4, n=4$

Order of Decoder required =  $\log_2(m) \times n = 2 \times 4$

Number of Datelines =  $n = 4$




Fig: Internal architecture of  $4 \times 4$  ROM.

⇒ Memory write Ability:

Memory write Ability refers to the manner & speed that a particular memory can be written. It also can be used to represent the number of times a memory can be programmed or written into.

In-system programmable is used to categorize memories into two along the write ability axis.

Range of write ability:

(i) High End: processor.

→ processor can write to memory simply & quickly.

e.g.: RAM.

(ii) Middle range:

→ processor can write to memory a bit slower than high end.

e.g.: EEPROM, FLASH

(iii) Lower range:

→ special device called Programmer is used to write in to memory.

→ device must apply suitable voltage level to write in memory.

e.g.: EPROM (OTP ROM).

(iv) Low end:

→ bits are stored only once during fabrication.

e.g.: mask programmed ROM.

Storage permanence:

Storage permanence refers to the ability of memory to hold its stored bits after those bits have been written. Volatile & Non-volatile attribute are commonly used to divide memory types into two categories along storage permanence axis.


Range of storage permanence:

(i) Low End:

→ memory begins to lose bits almost immediately after those bits are written.

→ must be refreshed periodically,

→ e.g.: DRAM.



### (i) Low range:

→ memory holds bits as long as power is supplied to memory.  
eg: SRAM.

### (ii) Middle Range:

→ memory in this range holds bits for days, months or even ~~after~~ years after memory power source has been turned off.

eg: NVRAM

### (iii) High End:

→ memory never loses its bits as long as the memory chip is not damaged

eg: Mask-programmed ROM.

5) Define memory interfacing & write about needs of interfacing. Explain priority arbitration with proper illustration & types.

⇒ Memory interfacing is the process of connecting a microprocessor to external memory device such as RAM, ROM etc.

The purpose of memory interfacing is to allow the microprocessor to store & retrieve data or instruction from external memory devices as needed. Effective memory interfacing is essential for efficient operation of microprocessors and digital system as it enables the system to access large amount of data & instructions quickly & efficiently. It allows for the expansion of memory capacity as needed by additional memory device to system.

⇒ ~~Priority~~ Arbitration is the mechanism through which a service or shared resource is provided to a particular requesting device, out of many contention source for service.

Priority arbiter is a single purpose processor which is used to arbitrate among various request from peripherals. Each of the peripherals, which are connected to the arbiter can make request for the service. Using certain priority mechanism, arbiter selects a peripheral to perform the required service. This processor mechanism is called priority arbitration.




Fig: Block diagram showing arbitration using a priority arbiter

The step wise operation of Arbitration using priority arbiter is listed below:

- Initially, microprocessor is busy in its own operation.
- Both peripherals can assert request to priority arbiter which interrupts processor when at least one request is available from peripherals.
- Processor stops its current operation, stores its state & asserts interrupt acknowledgement signal
- After acknowledge by processor, Priority arbiter asserts

- acknowledge signal to any one peripheral based on priority
- The selected peripheral puts interrupt address vector on sys bus.
  - Microprocessor reads ISR address from database & jumps into its executes ISR.
  - After execution of required ISR, processor retrieves PIR state & resumes its operation.

There are two types of Priority Arbiter.

- ① Fixed Priority: Each peripheral is assigned a unique rank. If two peripherals simultaneously required for service from arbiter chooses one with the higher rank.
- ② Rotating Priority or Round-robin priority: In this method, each peripheral gets almost equal time for service from arbiter. This priority method is efficient when there is not much diff in priority among peripherals.

- Q) Compare task, process and threads. Three processes with EDS D1, P2, P3 with estimated completion time 6, 8, 2 ms respectively enters the ready queue together. Process P2 with estimated execution completion time 4 milliseconds enters the ready queue after 1 millisecond. Calculate the waiting time & turn around time for each process & find QAT in the non-preemptive shortest job first scheduling. Describe basic function of real time kernel.

Task:

A task is defined as a program in execution & related information maintained by OS for the program. Task is also known as job in operating system context.


Process:

~~Program or part of program~~

A process is an instance of program or part of program in execution. A process requires various system resources such as CPU for executing process, memory for storing code. A program by itself is not a process; A program is a passive entity. A process is an active entity. A program becomes a process when an executable program file is loaded into memory.

Threads:

A thread is a basic unit of CPU utilization. It is a single sequential flow of control within a process. A process can have many threads of execution. Different threads which are part of process shares a data memory, code memory & heap memory. A thread cannot live independently.



Process	Entered At	Completion Time (ms)
P1	0	6
P2	0	8
P3	0	2
P4	1 ms after start of operation.	4

$$\text{Turn Around time} = \text{Completion time} - \text{entry point}$$

$$\text{Waiting time} = \text{Turn around time} - \text{Completion time}$$

P <sub>3</sub>	P <sub>4</sub>	P <sub>2</sub>	P <sub>2</sub>
0	2	6	22

### Execution sequences of Processes:

Turn Around time Calculation

$$P_1 = 22 - 0 = 22 \text{ ms}$$

$$P_2 = 20 - 0 = 20 \text{ ms}$$

$$P_3 = 2 - 0 = 2 \text{ ms}$$

$$P_4 = 6 - 2 = 5 \text{ ms}$$

Waiting time Calculation

$$P_1 = 22 - 6 = 6 \text{ ms}$$

$$P_2 = (20 - 8) = 12 \text{ ms}$$

$$P_3 = 2 - 2 = 0 \text{ ms}$$

$$P_4 = 5 - 4 = 1 \text{ ms}$$

$$\text{ATAT} = \frac{22 + 20 + 2 + 5}{4} \\ = 9.75 \text{ ms}$$

$$\text{AVWT} = \frac{6 + 12 + 0 + 1}{4} \\ = 4.75 \text{ ms}$$

⇒ A real time kernel is software that manages the time of microprocessor to ensure that time-critical events are processed as efficiently as possible. The use of a kernel simplifies the design of embedded system because it allows the system to be divided into multiple independent elements called task. A task is a simple program that thinks it has microprocessor all to itself. Each task has its own stack space & each task is dedicated to a specific function in your product. The functions of real time kernel are:

- i) RT Kernel is responsible for keeping track of top of stack for each task
- ii) RT Kernel are preemptive i.e. Kernel will always try to execute highest priority task that is ready to run.
- iii) Scheduling is a function performed by RT Kernel to determine where a more important task need to run
- iv) RT Kernel provides a mechanism called semaphores so that tasks needs token in order to access a shared variable array, data structure & I/O device

7) Explain different performance metrics of control system using suitable performance response diagram. Write an algorithm for PID Control.

→ ~~Indirect~~ Performance metrics describes how well the output is tracking the change in reference input. The various aspects ~~of~~ of performance is shown in the figure below.




Fig: Aspects of performance metrics in control system response


### ① Performance parameters:

- Rise time: time required to change from 10% to 90% of its final value. denoted by  $T_r$
- Peaktime: time required to reach first peak of response ( $T_p$ )
- Overshoot: it refers to an output exceeding its final steady value. denoted by  $\%_{mp}$
- Settling time: time required to settle down to within 2% of its final value. denoted by  $T_s$

## Q) Transient response & Steady state response of CS :

Transient response occurs just after the system starts & when any undesired condition occurs. The system's response during the settling time is transient response. whereas the steady state occurs when the system becomes settled. Steady state error is defined as the difference between the actual output & the desired output when system reaches steady state.

⇒ A PID controller can be implemented using software. At first, required initialization is done which is followed by reading reference value & sensor value. Then after that error can be calculated which further is used to compute the output of PID controller. And the refined output is fed to actuator which in turn controls the plant. The flowchart showing algorithm can be drawn below.



8) Describe briefly about semi custom IC technology. Explain various steps involved in photolithography.

→ In semi custom IC technology, designer does not require to create full custom layout rather connects the pre-arranged building blocks. The use of chip with pre-existing gate will lessen the design work of layout & mask creation. So the NRE cost is reduced while time to market is really fast as compared to full custom technology. But however, there will be a reduction in performance in term of power, size & speed. It is referred as Application specific integrated system (ASSP). They can be divided into two types:

(i) Gate Array semi custom IC technology: In a gate array IC technology, a chip with arrays of predesigned logic gates is utilized to implement the design circuit.

(ii) Standard Cell semi custom IC technology: In standard cell semi custom IC technology, functional blocks, which are also called cells with known electrical characteristics are utilized in the design to achieve a very high gate density & good electrical performance.

→ Photolithography is the process which transfers a pattern from mask to a light-sensitive chemical photo resist on the substrate. It uses optical radiation to create pattern of complex circuit on a wafer (a piece of silicon or semiconductor).

wafers (piece of silicon or other semiconductor material designed in the form of a very thin disc). The various steps involved in photolithography are described below.




Fig: various steps of photolithography process

### ① Deposit Barrier Layer:

- Barrier layers are materials which are required to be laid on the substrate
- It may be silicon dioxide, silicon nitride etc
- Different methods can be used for barrier formation such as thermal oxidation, chemical vapour deposition etc

### (ii) Photoresist Coating:

- Photoreist substance is a substance which changes its characteristics when exposed to UV light.
- Before photoreist is coated, hexamethyl disilazane (HMDA) is used on the surface to improve adhesion.
- After that liquid photoreist is coated over barrier layer using spin coating method.
- Types
  - positive photoreist
  - negative photoreist

### (iii) Soft Bake or preBake:

- The process of heating the wafer which removes solvent from photoreist.
- Different baking methods are hotplate, oven baking etc.

### (iv) Mask alignment & exposure:

- Mask is simply a opaque plate with holes to pass UV rays. It contains pattern to be formed on wafer.
- Mask is aligned w.r.t. wafer accurately with the help of special device called steppers.
- Once the mask has been precisely aligned, the photoreist is exposed through the pattern on the mask with a controlled amount of UV light.
- Exposure will cause positive photoreist to become soluble whereas negative photoreist to becomes insoluble.
- Three method of exposure: contact, proximity, projection.

### (V) Develop photoresist :-

→ Barrier layer is exposed when soluble photoresist is chemically washed away using a developer solution.

### (VI) Hard Bake or Post Bake :-

→ Hard bake is used to stabilize and harden developed photoresist.  
→ It improves the adhesion of photoresist & also removes the traces of coating solvent or developer solution.

### (VII) Etch window in Barrier layer :-

→ As harder photoresist doesn't shield all part of barrier layer, etching method is implemented to remove the barrier layer which was left uncovered.  
→ Two methods of etching: wet etching & dry etching  
(chemical etching) (plasma etching).

### (VIII) Remove photoresist :-

→ Finally the remaining photoresist is stripped from the surface exposing the required barrier layer.

→ Photoresist can be removed by using solvent strippers which causes the resist to swell & lose adhesion from substrate.

→ Hence finally the pattern is created on surface of substrate.

Q) Explain different configuration for seven segment display.  
write an assembly program to design a down counter  
that counts from 99 to 00.

⇒ The different configuration for Seven Segment Display are:-  
~~Common Cathode~~

(i) Common Anode Configuration :- Anodes of all LEDs are connected together to form a common pin which must be connected to high logic voltage

(ii) Common Cathode Configuration :- Cathodes of all LEDs are connected together to form a common pin which must be connected to low logic voltage.

⇒ An assembly program to design a down counter from 99 to 00:

ORG 00H

MOV P2, #00H

MOV R6, #09H ; Counter for lower byte

MOV R7, #09H ; Counter for upper byte

MOV R5, #07H ; to control speed of counter.

MOV P3, #00H.

MOV DPTR, #LABEL1; Loads the starting address of hex  
; code list to DPTR

MAIN:

MOV A, R6


SETB P3,0

; Activates 2nd display to display lower byte

CLR P3,1

; deactivate 1st display

LCALL DISPLAY



LCALL DISPLAY

MOV A, R7

SETB P3.1 ; activates 1st display

~~DECODE~~

CLR P3.0 ; deactivate the 2nd display

LCALL DISPLAY

LCALL DISPLAY

DJNZ R5, MAIN ; repetition of same display to control speed

MOV R5, #07H

DEC R6 ; decrease value of R6

CJNE R6, # -1, MAIN ; Compare unless R6 become less than zero

MOV R6, #09H.

DEC R7

CJNE R7, # -1, MAIN

MOV R7, #09H.

STMP MAIN

DISPLAY:

MOV C A, @R1+DDR ; Load HEX value to accumulator from memory

MOV P2, A ; sending HEX value to Seven Segment  
; through P2

RET

DELAY:

MOV R3, #0E0H

DELL: MOV R2, #0FAH

DEL2: DJNZ R2, DELL2

DJNZ R3, DEL2

RET

LABEL: ; represent starting address of HEX value to

DB 3FH, 00H, 5BH, 4FH, 61H, 6DH, 7DH, 07H, 7FH, 6FH,

END

10. Using structural model, write a code in VHDL to implement Full adder.

→ Using structural model, we can implement Full adder using two half adders & an OR gate.




fig: Full adder

VHDL code for OR gate:

Library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity OR\_Gate is

Port ( x,y : in STD-LOGIC;

z : out STD-LOGIC);

end OR\_Gate;

Architecture OR\_Gate\_arch of ORgate is

begin

z<=x or y;

end OR\_Gate\_arch;

VHDL code for Half Adder :

```
Library IEEE;
use IEEE.STD-LOGIC-1164.all;

entity Half_Adder is
    Port( a, b : in STD-LOGIC;
          S, C : out STD-LOGIC);
end Half_Adder;
```

Architecture Half-Adder-arch of Half-Adder is,

begin,

~~set of declarations~~  
~~( ) = parentheses~~

~~end process~~

```
Process-Adder: process(a,b)
```

begin,

S <= a XOR b;

C <= a AND b;

end process Process-Adder

end Half-Adder-arch;

VHDL code for full adder using two half adders for gate:

Library IEEE;

use IEEE.STD-LOGIC-1164.all;

entity FULL-ADDER is

```
Port( A,B,Cin : in STD-LOGIC;
      S,C : out STD-LOGIC);
```

end FULL-ADDER;

Architecture structural of FULL-ADDER is

architecture FULL-ADDER\_arch of FULL-ADDER is

component OR-gate is

Port (

$x, y$  : in STD-LOGIC;

$z$  : out STD-LOGIC);

end component OR-gate;

component Half-Adder is.

Port (  $a, b$  : in STD-LOGIC;

$s, c$  : out STD-LOGIC);

end component Half-Adder;

Signal  $s_1, c_2, c_1$  : STD-LOGIC

begin

HAL : Half-Adder port map ( $a \Rightarrow A, b \Rightarrow B, s \Rightarrow s_1, c \Rightarrow c_1$ );

HA2 : Half-Adder port map ( $a \Rightarrow s_1, b \Rightarrow c_1, s \Rightarrow s_2, c \Rightarrow c_2$ );

ORL : OR-gate port map ( $x \Rightarrow c_1, y \Rightarrow c_2, z \Rightarrow c$ );

end ~~component~~ FULL-ADDER-arch;