Design a 4-bit ALU capable of performing 4 different arithmetic or logical operations using Quartus, implement it using Verilog HDL, and verify it using a timing diagram.

CSE460 VLSI Design Laboratory

Brac University

1st Khairun Nisa dept. Computer Science Engineering BRAC University 19101376 2nd Zaima Labiba dept. Computer Science Engineering BRAC University 19101284 3rd Hasibul Sakib dept. Computer Science Engineering BRAC University 19101283

4th Ishraq Ahmed Esha dept. Computer Science Engineering BRAC University 19301261 5th Shamsil Arafin Ullah dept. Computer Science Engineering BRAC University 19101164

Abstract—The components are referred to as reversible if the input and output values are perfectly mapped one to one. Reversible gates' future is promising in low power VLSI. Their implementation using quantum gates enhances their potential for use in next-generation VLSI applications.

We have developed a reversible ALU that meets our requirements for hardware complexity, garbage outputs, constant inputs, and the number of reversible gates. The 4-bit ALU design performs three arithmetic and four logical operations. ADD,SUBTRACT, and COMPARE are the four arithmetic operations. AND, OR, XOR, and NOT are the four logical operations with one RESET. It requires a total of five opcodes. Opcode must be consistent.

Index Terms-boolean, waveform, quartex, VLSI

I. INTRODUCTION

Arithmetic Logic Unit is a basic unit in many combinational circuits with a number of storage registers connected to it. To perform a micro operation, the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation and the result of the operation is then transferred to a destination register. The ALU is a combinational circuit so that the entire registers transfer operation from the source register through the ALU and the destination register can be performed during one clock pulse

period. Learning ALU design can help you to design complex circuits. The Carry look ahead adder uses an input logic to perform all arithmetic operations.

II. OPERATION

The state diagram of the system is shown in the figure above. Here 5 operations are done. SUB,ADD,RESET,XNOR and NAND. For each operation we use 010,100,000,001 and 011 circumstantly.




Fig. 1. State Diagram

III. TIMING DIAGRAM

The timing diagrams are shown from the output of waveform.

A. RESET

Here we set a reset operation with the opcode 000 which is an idle component of our operation. The output C will retain the result of the last operation performed.




Fig. 2. Timing diagram of RESET

B. SUB

Here we substract our inputs. Firstly we reset the whole state into 000 then we use the opcode 010 for the substraction. It produces bitwise sub. The alu will substract B to A. The operation will be performed serially at the positive edge of input clock during the first clock cycle, the operation will be performed on the LSBs (A0, B0) storing the result in C0 and in the next clock cycle the operation will be performed on A1, B1 updating C1 and finally, on A3 and B3 saving it to C3 as long as the opcode is active.




Fig. 3. Timing diagram of SUB

C. XNOR

When the opcode is 001 in XNOR operation. Before starting the XNOR operation we need to set the opcode into reset state .After that we can work in XNOR operation . Here the clock cycle is moving towards to MSB as the figure 4 shown. The

ALU will perform bitwise XNOR operation on A, B. The bitwise operation will be performed serially at the positive edge of input clock during the first clock cycle, the operation will be performed on the LSBs (A0,B0) storing the result in C0 and in the next clock cycle the operation will be performed on A1, B1 updating C1 and finally, on A3 and B3 saving it to C3 as long as the opcode is active.




Fig. 4. Timing diagram of XNOR

D. NAND

Here again we set the reset operation with the opcode 000 first. Thenceforth, we start the operation of NAND with the opcode 011. The ALU will perform bitwise NAND operation on A, B. The itwise operation will be performed serially at the positive edge of input clock i.e. during the first clock cycle, the operation will be performed on the LSBs (A0, B0) storing the result in C0 and in the next clock cycle the operation will be performed on A1, B1 updating C1 and finally, on A3 and B3 saving it to C3 as long as the opcode is active.





Fig. 5. Timing diagram of NAND

E. ADD

The fifth operation is ADD. The ALU will perform ADD operation on A, B. The operation will be performed serially at the positive edge of input clock during the first clock cycle, the operation will be performed on the LSBs (A0, B0) storing the result in C0 and in the next clock cycle the peration will

be performed on A1, B1 updating C1 and finally, on A3 and B3 saving it to C3 as long as the opcode is active.



```
add_n ext_s tate = add2_s4; add2_s4: add_n ext_s tate = add2_s0;
                          Fig. 6. Timing diagram of ADD
                                                                                                  endcase end
                                                                                                  end
                                  IV. APPENDIX
   0|current_state;//assign for opcode input[3]
                                                                                                         (current_s tate
0|A,B;//assign for input soutput req[3]
                                                                                                  if
                                                                                                                                                  reset_state)beginC
                                                                                               0; zf
                                                                                                                                1; endelse if (current_s tate)
0|C;//assign for output output reg z f, s f, c f;
   output reg [3:0] nand_current_state, xnor_current_state, sub_current_state, sub_curre
0 | nand_n ext_s tate, xnor_n ext_s tate, sub_n ext_s tate, add_n ext_s tate;
                                                                                                  nand2<sub>s</sub>1
                                                                                                                           C[0]
                                                                                                                                                    (A[0]B[0]): nand2.2
   parameter [3:0] reset<sub>s</sub> tate
                                               =
                                                        3'b000, xnor_state
                                                                                               C[1]
                                                                                                                                            (A[1]B[1]); nand2_s3
3'b001, sub_state
                                                 3'b010, nand_state
                                                                                               C[2]
                                                                                                                                            (A[2]B[2]); nand2_s4
3'b011, add_state = 3'b100; //mainstatesparameter[3]
                                                                                               beginC[3]
                                                                                                                           (A[3]B[3]); //if(C[0]) == 0C[1]
0]sub2.0
                          3'b000, sub2_s1
                                                            3'b001. sub2.2
                                                     =
                                                                                               0C[2]
                                                                                                                           0C[3]
                                                                                                                                                        0)//begin//zf
3'b010, sub2_s3 =
                                3'b011, sub2_s4 =
                                                                 3'b100; //sub
                                                                                               1; //endendendeseend//if(C[3] == 1)//begin//sf
substates 4 bit parameter [3]
                                                              0|xnor2_s0
                                                                                               1;//end
3'b000, xnor2_s1
                                                   3'b001, xnor2_s2
                                                                                        =
                                                                                                  else
                                                                                                                           if(currentstate
3'b010, xnor2_s3
                                                   3'b011, xnor2_s4
                                                                                               xnor_state)begincase(xnor_current_state)
                                 xnorstates 4 bit parameter [3 \\
3'b100; //sub
0|nand2_s0 = 3'b000, nand2_s1 = 3'b001, nand2_s2
                                                                                                  xnor2_s1 : C[0] = (A[0] \ ^B[0]); xnor2_s2 : C[1] =
3'b010, nand2_s3 = 3'b011, nand2_s4 = 3'b100; //sub -
                                                                                               A[1] \ ^{B}[1]; xnor2_{s}3 : C[2] = A[2] \ ^{B}[2]; xnor2_{s}4 :
nandstates4bitparameter[3:0]add2s0 = 3'b000, add2s1 =
                                                                                                       = A[3] B[3]; endcaseif(C[0]) == 0C[1]
3'b001, add2_s2 = 3'b010, add2_s3 = 3'b011, add2_s4 =
                                                                                               0C[2] == 0C[3] == 0)beginzf = 1; endend//if(C[3] ==
3'b100; //subaddstates4bit
                                                                                               1)//begin//sf = 1; //end
   // State inside state transition logic (Bitwise AND operar-
                                                                                                                           if(currentstate
tion) always @(posedge clk) begin
                                                                                               sub_state)begincase(sub_current_state)
   if (current<sub>s</sub> tate == nand_s tate)
   begin
                             nand_c urrent_s tate
                                                                                                  sub2_s1 : C[0] = (A[0] - B[0]); sub2_s2 : C[1] = A[1] -
nand_n ext_s tate; case(nand_c urrent_s tate) nand 2_s 0
                                                                                               B[1]; sub2_s3 : C[2] = A[2] - B[2]; sub2_s4 : C[3] = A[3] -
nand_next_state = nand2_s1; nand2_s1 : nand_next_state =
                                                                                               B[3]; endcase if C[0] == 0C[1] == 0C[2] == 0C[3] == 0
nand2_s2; nand2_s2 : nand_next_state = nand2_s3; nand2_s3 :
                                                                                               0)beginzf = 1; endend//if(C[3] == 1)//begin//sf =
nand_n ext_s tate = nand_2 + nand_2 + nand_2 + nand_n ext_s tate =
                                                                                               1; //end
nand2_s0; endcaseend
                                                                                                  else
                                                                                                                            if(current, tate
   else if (current_s tate == xnor_s tate)
                                                                                               add_state)begincase(add_current_state)
   begin
                             xnor_current_state
                                                                                                  add2_s1 : C[0] = (A[0] + B[0]); add2_s2 : C[1] = A[1] +
xnor_n ext_s tate; case(xnor_c urrent_s tate) xnor 2_s 0
                                                                                               B[1]; add2_s3 : C[2] = A[2] + B[2]; add2_s4 : C[3] = A[3] +
xnor_n ext_s tate = xnor_2 1; xnor_2 1 : xnor_n ext_s tate =
xnor2_s2; xnor2_s2 : xnor_next_state = xnor2_s3; xnor2_s3 :
                                                                                               B[3]; endcaseif(C[0] == 0C[1] == 0C[2] == 0C[3] ==
                                                                                              0)beginzf = 1; endend//if(C[3] == 1)//begin//sf =
xnor_n ext_s tate = xnor_2 + xnor_2 + xnor_n ext_s tate =
xnor2_s0;
                                                                                               1; //endendendmodule
```

endcase end

endcase end

begin

else if (current_s $tate == sub_s tate$)

 $sub_n ext_s tate; case(sub_c urrent_s tate) sub 2_s 0$

 $sub2_s2; sub2_s2 : sub_n ext_state =$

else if (current_s $tate == add_s tate$)

 $add_n ext_s tate; case(add_c urrent_s tate) add 2_s 0$

 $sub_current_state$

 $sub_n ext_s tate = sub_2 s1; sub_2 s1 : sub_n ext_s tate$

 $sub_n ext_s tate = sub2_s 4; sub2_s 4 : sub_n ext_s tate = sub2_s 0;$

 $add_c urrent_s tate$

 $add_n ext_s tate = add2_s1; add2_s1 : add_n ext_s tate$ $add2_s2; add2_s2 : add_next_state = add2_s3; add2_s3$

 $sub2_s3; sub2_s3$

=

==

V. CONCLUSION

To summarize this project, we can easily implement two 4-bit numbers logically and arithmetically. Five operations are performed by five opcodes: 000, 100, 001, 010, and 011 for RESET based on ADD, XNOR, SUB, NAND. So, based on the timing diagram and state diagram, we can conclude that five operations support Arithmetic Logic Unit

REFERENCES

- [1] Ravi Kant. and Manpreet. Kaur. (2014, May). Design of 4 bit ALU using Reversible Gates.
- [2] Robin Mitchell. (2016, August). How to Build Your Own Discrete 4-Bit ALU.
- [3] I. S. Jacobs and C. P. Bean, "Fine particles, thin films and exchange anisotropy," in Magnetism, vol. III, G. T. Rado and H. Suhl, Eds. New York: Academic, 1963, pp. 271–350.