

* Boolean f^n Implementation of MUX.

* If we have Boolean f^n of $n+1$ variables, we take n of these variables as selection line.

* remaining variables of the f^n is used as i/p of MUX.

Ex

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

$n+1$ variable = $2+1$ variable

so take, 2 selection line & 1 i/p

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

here take

B & C as


selection line

& A i/p line

→ Implementation Table

	I_0	I_1	I_2	I_3
A'	0	(1)	2	(3)
A	4	(5)	(6)	7
	0	1	A	A'

→ MUX Implementation




→ Same Example but now take A & B as selection line & C as I/P

→ Implementation table

	I_0	I_1	I_2	I_3
C'	0	2	4	6
C	1	3	5	7
	C	C	C	C'

→ MUX Implementation



Ex 2

Design

$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

with mux

A	B	C	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

→ take


A as I/P

4 B C D as
selection line

→ Implementation table

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
$A1$	(0)	(1)	2	(3)	(4)	5	6	7
A	(8)	(9)	10	11	12	13	14	(15)
	1	1	0	A'	A'	0	0	A


→ 8:1 MUX Design



Take B as i/p & A, C, D as Selection line

→ Implementation table

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
B'	(0)	(1)	2	(3)	(8)	(9)	10	11
B	(4)	5	6	7	12	13	14	(15)
	1	B'	0	B'	B'	B'	0	B



Ch-5

Examples

Ex-2 - excess-3 to BCD Code Converter using 4-bit full-adder MSI ckt.

Excess 3

BCD

A B C D

$$w \times y^2$$

0011

0 1 0 0

0 0 0 1

0101

0010

010

0011

0111

0100

1000

0101

1001

0110

1010

0111

1011

1000

1100


1001

Excess-3 91P + $(1101)_2$ = BCD Number

$$\begin{array}{r} 0011 \\ 1101 \\ \hline 10000 \end{array}$$

$$\begin{array}{r} 1000 \\ + 1101 \\ \hline 2101 \end{array}$$

Exc-3
PIP



Exer 2

How many don't care i/p are there in a BCD adder?

— There are 9 i/p's to the BCD adder.

A + B + carry
4 bit 4 bit 1 bit = 9 bit i/p's

$2^9 = 512$ binary combinations.

But there are only $10 \times 10 = 100$ valid addition (0 to 9)

& with carry of 0 or 1 it gives total $100 \times 2 = 200$ valid i/p combⁿ.

So, $512 - 200 = \underline{312}$ don't care i/p's are there.

Ex-3

Design a BCD to excess-3 code converter with a BCD to decimal decoder & four OR gates


BCD

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1

Excess-3

w	x	y	z
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0

$$\begin{array}{l|l}
 w = \Sigma(5, 6, 7, 8, 9) & y = \Sigma(0, 3, 4, 7, 8) \\
 x = \Sigma(1, 2, 3, 4, 9) & z = D'
 \end{array}$$



Ex-4 A combinational ckt is defined by following 3 F_s .

$$F_1 = x'y' + x'yz'$$

$$F_2 = x'y$$


$$F_3 = x'yz + x'y'$$

Design the ckt with decoder & external gates.

$$\rightarrow F_1 = \Sigma(0, 1, 6)$$

$$F_2 = \Sigma(0, 1, 2, 3, 6, 7) \quad \text{or } F_2' = \Sigma(4, 5)$$

$$F_3 = \Sigma(0, 1, 6, 7) = F_1 + m_7$$




Ex-5 A combⁿ ckt is defined by the following two Pⁿs.

$$F_1(x, y) = \Sigma(0, 3)$$


$$F_2(x, y) = \Sigma(1, 2, 3)$$

Implement the combⁿ ckt by means of the decoder & external gates.
NAND




Ex-8

Construct a 5x32 decoder with four 3x8 decoder/demultiplexers & 2x4 decoder. Use Block diagram.



4x16 decoder with 2 → 3x8 decoder



5x32 decoder with 4 → 3x8
 & 1 → 2x4
 decoders


Ex-7

Implement the Boolean Fⁿ with
an 8x1 MUX with A, B & D
connected to selection lines
S₂, S₁ & S₀ respectively.

$$F = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

→ Implementation Table

	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
c'	(0)	(1)	(4)	5	(8)	(9)	12	13
C	2	(3)	6	7	10	11	14	(15)
	c'	1	c'	0	c'	c'	0	C



Ex 8.8 Implement the Combⁿ ckt specified by three fⁿ with a dual 4-line to 1 line mux & an OR gate & inverter

$$F_1 = x'y' + x'yz' = \Sigma(0, 1, 6)$$

$$F_2 = x' + y$$


$$F_3 = xy + x'y' = \Sigma(0, 1, 6, 7)$$

$$F_1$$

	I_0	I_1	I_2	I_3
x'	0	1	2	3
x	4	5	6	7
	x'	x'	x	x

$$F_3$$

	I_0	I_1	I_2	I_3
x'	0	1	2	3
x	4	5	6	7
	x'	x'	x	x



Ex-9


Implement Full adder with mux

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$

S	I ₀	I ₁	I ₂	I ₃
00	0	①	②	3
01	④	5	6	⑦
	x	x'	x'	x

C	I ₀	I ₁	I ₂	I ₃
00	0	1	2	③
01	4	⑤	⑥	⑦
	0	x	x	1



Ex-10

Obtain an 8×1 mux with a dual 4×1 line mux having separate enable i/p but common selection lines. Use Block diagram construction.

