




Exercise



① $F = (AB' + AB)(C + D')$ Implement with NAND gate


② $F = (AB' + CD')E + BC(A + B)$
Design multilevel NAND & NOR ckt



②

$$F = (AB' + CD')E + BC(A+B)$$





NAND ckt

