COMPUTER ORGANIZATION

CPU executes

process, which can contrup one or man threads.

Threads shares resources like memory and compuly resources with other threads in the same process which can allow for faster communication and context switching.

multi-thread programming interface for UNIX sust

Software Threads or threads of execution managed by

allow better utilisation of the processor under some

Architecture Principles :-

- B Great ideas in computer architecture:
 - 1 Design for Moore's Lave
 - (a) Use obstraction to cimplify design.
 - (a) Make the common rase frast
 - a performance via paralleliam
 - 3 Performance via Pipelining
 - @ Performance via Prediction
- 1 Historrhy of memories
- @ Dependability via redundancy

-5

8

5

S

COMPUTER ORGANIZATION

	+ Response Time: - It is the time it takes for a computer
-	to response to a user's request or inquiry.
	a inquere of inquiry.
	Response time is frequently used as a measure of the
	performance of an interactive system.
	Response time is frequently used as a measure of the performance of an interactive system. * Throughput: Throughput is a computer term that measures the volume of data or work that passes through a customer of data or work that passes
	time.
	* Measuring Execution Time
	* Measuring Execution Time
	- Hapsed Time
	CPU Time
	* CPU clacking:-
	Also known as clock rate.
	constant cycle time = Z
	: clock rate = 1 = 1 = f
	cycle time = (
	1. Size of amanam determined by it. T. I. 1.
	Count (IC)
	Count (IC)
	2 200
	of terre indentite instructions may require different
	numbers of clock cycles to execute.
	per per mismuction (CPI) becomes an
	I portant parameter for magazine to le
	to execute each instruction.
	CPV Time = CPU clock cycles X Clock cycle Time
	= CPV dock cycles / dock Rate
бош	The following the state

Execution Time (ET) = N X CPI X Z

= IC X CPI X Z

F

Memory cycle: - Time needed to complete one memory reference.

CPI example:-

300

4

Computer A: Cycle Time = 250ps, CPI - 2.0 Computer B: Cycle Time = 500ps, CPI = 1.2

Same ISA which is faster and by how much?

CPU Time A = 250-

CPU Time A = Instruction count X CPIAX Cycle Timen

= IX 2:0 x 250 = 500 XI / IX 500 B

Clock carles

CPU Time B = Instruction count X(PIB X Cycle Time B = IX 1.2 X 500 = GOOXI / IX600PS

CPU Time B = IX 600 ps = 1.2 CPU Time A IX 500 ps

						4
	If different in	struct	tion cb	Liser -	take different number	of e
	Clock cycles	- 1	, (CPI:	XI	instruction County)	
	Wrighted over	age	CPI			-
	CPI = clock		count	-	The tradition of the tr	aunt 2
						-
*	- Cadillibit.	npilec	d code	Sequ	uences using instructions	6
	Class	A	B	C		•
	CPI for class	,	2	3		0
	IC for in seq. 1	4	1	2,		4
						(9
	Sequence 1: To	x1+1	X2 + 2)	(3 (1	Sequence 9: IC = 6 lock cycles = 4x1+1x2+1x3 = 9	3
	Avg CPI = 10	= 2_			Avg CPI = 9 = 1.5	9
						0
Rainbow						-

Problem 1.1: A 400-MHZ processor was used to execute a benchmark program with the following instruction mix and clock cycle counts.

Instruction count	Clock Cycle Count.
4 50 000	
3 20 000	2
1 50 000	2_
80 000	2-
	4 50 000 3 20 000 1 50 000

Determine the effective CPI, MIPS rate and execution time for this program.

Execution Time =
$$ICX CPI$$
*

$$= 10^{6}X 1.55 = 3.875 ms$$

$$= 400 \times 10^{6}$$

Problem 1-9: Consider the execution of an object code with 2 x 106 instructions on a 400 -MHZ processor. The program consists of four major, the program consists of four major type of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the result of a program trace experiment.

Rainbow

135

70

200

58

-

1000

-

3

- 4

10

-

77777

-

-	Designation of the last of the		
	Instruction type	CTI	Instruction mix
	Arithmetric and logic.	,	6040
	toad/stone with cache hit	2	1847.
	Branch	4	124).
	cathe miss	8	100/0
	23376 110157		
	1 Aug and		
	1 Avg CPI = 1×0.6+ 2	X 0:18	+ 4× 0.12 + 8×0.1
	= 2.24		
	@ MIPS note = f	= 4	00 X/0° = 170.57 MAR
	CPIX10°	2.	24 X106
	K MIPS mate !-		
	= IC = f		D V 72
	TX106 PIXIO		C X 106
	Problem 1.6: The execution	n tim	e (In seconds) of four
	programs on three computer	same	given below:
	Assume that 109 Instruction	5 Wen	e executed in each of
	omaram on meh at the the	the t	TIPS rating of each (
	program on each of the three	const	hines Based on these
	ratings, can you draw a clear relative performance of the +	hree	usion regarding the s
		rice (ompurers ?
Program	Execution Time (Inseconds)		8
	Computer 4 Computer B Con	nputer	C
ogram 1	1 10%	20	8
gram 2	1000 100	20	*
gram 3	500 1000	50	*
Inbow 4	1 10-0 1 600	100	
			25

100	
et-s	
0	
	Benchmanles :-
No.	· Kernels (e.g. matrix multiply)
-	TOG FORES (P.O. SONTING)
	The series mark (physics)
	· Bench mark suites (e.g. SPEC CSFp, TRC-C)
	A A STATE OF THE S
	- Amdahl's law;-
	Execution time new = Execution time old x (- fraction +
-	chhance
	Fraction Enhance
-	speed up hance
-	
-	Speedup Overall - Executionerold - 1
-3	Execution time new (1- fraction) + (fractory enhance)
-6	Chinantey) Speedup
9	
-	00 = 1
-	(1-F)+F 8>1
	The state of the s
-	the state of the s
	The state of the s
-	
9	The second control of
9	
-73	
19	
-74	
-20	
-	
-	
3	
Rainbow	

fraction exerced: The fraction of the computation time in the original computer that can be converted to take advantage of enhancement.

£ < 1 always

Speedup enhanced: The improvement gained by the enhanced execution made, that & how much factor the task would run if the enhanced made were

S>1 always

 $\therefore \text{ Speedup overall} = 1$ (I-F) + F

Problem 1:

ainbow

Suppose that we want to enhance the processor used for Web serving. The new processor is 10 time. Paster on computation in the Web serving application than the original processor. Assuming that original processor is busy with computation 40% of the time and is waiting for the 60% of the time, what is the overall speedup gained by incorporating the emparcement.

-

0

0

$$S_0 = \frac{1}{(1-f)+f/s} = \frac{1}{(1-0.4)+0.4}$$

$$= \frac{10}{0.6\times10+0.4}$$

$$= \frac{10}{6.06+0.4}$$

$$= \frac{10}{6.06+0.4}$$

$$= \frac{10}{6.06+0.4}$$

$$= \frac{10}{6.06+0.4}$$

Problem 2 :

A common transformation required in graphics processors is square mot. Implementations of floating-point (FP) square mot vary is significantly in performance, especially among processors designed for graphic suppose for square root (force) is responsible for 2000 of the execution time of a critical graphics benchmark. One proposal to enhance the force hardware and speedup this operation by as factors of 10. The other alternative is just to try to make all for instructions in the graphics processor run faster by fectors of 1.6; FP instructions are responsible for half of the execution time for the application. The design team believes that they can make all for instructions run in times factor with the same effort as required for the fact square root. Compare these five closer alternatives.

given: FP case: S = 1.6, F = 0.5 $S_0 = 1$ (1-0.5) + 0.5 = 1.6 = 1.6 = 1.23= 1.3

 $\frac{\text{FPSQR}: f = 0.2, S = 10}{\text{(-0.2)} + \frac{0.2}{10}} = \frac{10}{0.8 \times 10^{+} 0.2} = \frac{10}{8.2}$

So of FP > setFPSQR ... Second design is preferable.

Problem 3.

Suppose we have made the following measurement:

Frequency of FP operations = 25%

Avg. CPI of FP operations = 4.0

Avg. CPI of other instructions = 1.33

Frequency of FPS QR = 20%

CPI of FPS QR = 20%

Assume that the two design alternatives are to decrease the CPI of FPSQR to 2 or to decrease the average OPI of all FP operations to 2.5. Company these two design alternative using the processor performance equation.

ainbow

	ET-		
	EL= N# CET + Z	CPI original = 2 cpi x [IEI Tristruction must	1
	= N * OPZ	Taum monthsmaterial Land	
	f	= (4×25%)+(1.33 × 75%)	
	operations:-	121-1975 82.0	
	CPI with new FPSO	OR = CPI original - 2% X (CPI old PRO	éğ.
		- (PI of new FPSOR and)	
		= 2.0-29. x (20-2)=1.69	
	CPT now to come		
	1780 PP = 178	50/. X 1.33) + (350/. +2.5)=1.625	
	Speedup new FP = (OPU Time Original	
		CRU TIME NEW FP	-
-	= 1	ECX Clock cyclex (PI original	-
		TO X Clock Cycle X CPI NEW FP	-
	-	CPT Original	-
		PI NO FP	0
		20 = 1.23	6
	Title of the control	6245	0
			0
			6
P	mblem 4:		756
		an and	(0)
1	not immynues come a	an enhancement to a computer	8
Eh	honed made is used	ode of execution by a Factor of 10	. 6
Te.	(h use 5 "	recution time when the enhanced mod	
01	use Recall that Am	adahl's law depends on the Praction	R
021	the original, unenhand	red execution time that could make	
			0
med	is unmort to compute	speedup with Amdahl's law	R
			16
@ V	that perconlage is the	Speed up his have alled	6
	" tast mode Y.		8
TR			100
TR	hat percentage or the o	riginal execution time has been	2

R


- @ Old FT = 0.5 new + 0.5 x10 new = 5.5 new
- (1-x) = x = 10-10x-x = 12x-10 . x = 10/12

Problem 5:

Your company has just hought a new Intel Core is dual- core processor, and you have been tasked with optimizing your software for this processor. You will run two applications on this dual core, but the resource requirements are not equal. The first application requires 80% of the resources, and the other only 20% of the resources. Assume that when you parallelize a portion of the program, the speedup for that portion is 2.

- much spreadup would you achieve with that application if
- Much speedup would this application observe it run in isolation
- Dairen that 40% of the first application is parallelizable, how much overall system speedup would you observe if you parallelized it!
- d) given that 99% of the second application is parallel table, how much overall system speedup would you observe if you parallelized it?

$$-7$$
 (a) $50 = 1$ = 1 = 1.25



Problem 7 :

consider the unpipelined processor in the previous section. Assume that it has a los clock cycle and that it uses 4 cycles for ALV operations and brainches and 5 cycles for memory operations. Assume that the relative frequencies of these operations are 40%, 20%, 40% respectively. Suppose that due to clock skew and setup pipeling the processor adds 0.2 ns of overhead to the dock. Ignoring any latency impact, how much speedup in the instruction execution rade will we gain from a pipeline?

Average instruction execution time = Clock cyclex Average CTI
= 1 ns x [(407 + 20%) x 4 + 40% x 5]
= 4.4 ns.

Specdup from pipelining = Average instruction time unpipelinop


Average instruction time pipelinop


= 44 ms = 3.7 time

1.2 ms

Problem 80:

We begin with a computer implemented in single-cycle implements. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original mediate had a clock cycle time of time. After the stages were split, the measured times were IF, las; ID, 1.5 ns; EX, Ins; Inema 2ns; 2 WB, 1.5 ns. The pipeline register delay is 6.1 hs.





Spendus Singa = 1004 - 100 8 M DY. 37/ 24 W, + Ginhwin CPU Time = Instructions & Clock cycles & seconds Program Instruction clock ryde · Porformance depends on - Algorithm : affects IC, possibly CPI - Programming language: affects IC, CPI - Compiler: affects IC, CPI - Instruction set architecture: affects IC, CPI, Tc. 4

_								
9								
7								
1	Program I							
7	Programs to Executa y-	4 - 6						
36		* (DXE)						
100	Instruction Comment	(6) Two address instructions						
-	THE WAY OF	LOS TRUCTION CORNELL						
	May Trans	TOVEY, A YEA						
8	ADD TITIC TE THE	1 308 Y,8 Ye V 5						
	Market State of the State of th	MOVE TID TO TO						
	DIV Y, Y, T Y Y Y Y T	TETYE)						
		ADD, TIC TETTO						
-								
		V + X +T						
_	(c) one-address instruction							
	LOAD D AC - D							
	May =							
	Ann							
	STAR AC							
	1000 AL							
	LOAD A ACCA							
	SUB B AC CAC-	- B						
	STOR Y Y + 0-							
_	STOR Y Y & AC.							
	No	True / I						
	Now, 2= K + B + C	Three address Instructions						
	two two all fee this	C III						
-	one address Instruction:	operands						
	MOV RI, C							
		Two address instructions						
	MUL'RIB	OP 37 37						
	ADD RIOK							
	Mov z, R,	0.						
		One address instructions						
	The address instruction.							
	LOAD C) three o	address instruction.						
	MUL B 4 MPY 6	21, B, C 12 Z, K, R, J						
	ADD K	7 8 0 2						
пьош	STOR Z	- NIKI J						

zero address instruction (1855 stack)	
E = K+ B = C = POST-FIX = KBC++	
putit k)	
PUSH 9 6	
PUSH C	
1400	
200 %	
- zero address instruction	
Rostor expension of Y - A-B	
18. Y = (4-B) + C+(0xt)	
AB-CADEX++	
PUSH A]	
DUSH A	
PUSH C 10	
PUSHO	
MUXH E	
400	
DIV POPY	
1000	
eg.	
0 = P=2 2= ((P-(Q+s)+T)/(U/(V-W)))	
(F-(4+5) +1) (CU/(V-W)))	
TTF man and a second se	
Three address instruction:	
4DD R, Q, S R, ← Q+S)	
MUL R2 RATE R2 4 P, +T	
SUB Ro P Po O C O O	
R_3 R_3 R_3 R_2 $R_3 \leftarrow P_2$	
813 Ra, V, W Rq ← V-W	
DIV RS, U,Rq R5 \leftarrow U/R4	
DIV RG, R3, R5 R6 \(R_3/R5 \)	
8 N3/K5	
	- 11

Ra

Tion - address (r	
-ADD PIE	0, = 0 0, = 0,75
MUL, RAIT	$R_i \leftarrow R_i + T$
MOVE Ra, P	
SUB Rag R.	R2 <- P R2 - R2 - R1 (Something wrong) might be wrong)
500	might be been
move Pa, v	Par V might be
-508 B31W	P3 < P3-W 12
-DIV	
-MOVE 241U	2 4 K V
DIV 84, 835	Ra CRa/R3
DIV R2,R4.	Ra CR2/RA
One-address 1	nstructions,
LOAD 9	ACEQ
ADD S	AC - AC+S
NUT T	
STOR T	LOAD Q
-LD P	ADD S
SUB T	MOVET
MULT	STO-12 Tamp
	TOAR P
LO Y	
LO Y	SUB Temp
SUB W	STOR TOMP
SUB W	STOR TEMP
SUB W STOR TI	SUB Temp STOR TEMP LOD V CUB W
SUB W STOR TI LO U DIV TI	STOR TEMP LOD V CUB W STOR TEMP!
SUB W STOR TI LO U DIV TI STOR TI	STOR TEMP LOD V CUB WI STOR TEMP! LOAD V
SUB W STOR TI LD U DIV TI STOR TI	STOR TEMP LOD V CUB W STOR TEMP! LOAD V DIV TON!
SUB W STOR TI LO U DIV TI STOR TI	STOR TEMP LOD V CUB WI STOR TEMP! LOAD V
SUB W STOR TI LD U DIV TI STOR TI	STOR TEMP LOD V CUB W STOR TEMP! LOAD V DIV TEMP! STOR TEMP!
SUB W STOR TI LD T DIV TI DIV TI	STOR TEMP LOD V CUB W STOR TEMP! LOAD V DIV TON!


Expanded Optode Technique. I have set at less with and i'm represent each inctruction with le bit, then Is no at type 3 address instruction, so at type 2 address instruction. Type 3: 4 x 3 = 12 bits for operands: 2 bits for opcodes 3 bits for opcodes 4 bits one mask type & remaining 5 or opcode. 11 11 10			74
Expanded Opticals Techniques I have set at IER with and i'm represent each instruction with 16 bit, then 12 no ot type 3 address instruction with 16 bit, then 12 no ot type 3 address instruction, 30 of type 2 address instruction. 4 ye 3: 12 bits for operands: 0000		vers address instruction - 14	200
Expanded accode Technique: I have set at IER with and i'm represent each instruction with 16 bit, then 14 no at type 3 address instruction, 28 at type 2 address instruction, 28 at type 2 address instruction. I type 3; 4 v3 = 12 bits for aperands: 4 bits are for aperades 2 bits for aperades 2 bits for aperades 2 bits for aperades 2 bits for aperades 3 bits are mask type & remaining 4 or aperade 11 1101 - 3 - 30×2* 11 11101 - 3000 - 3000 - 3000 - 30000		POST FIRE OST THIP-	-
Expanded opcode Technique: Thave set at IER with and i'm represent each instruction with 16 bit, then 14 no at type 3 address instruction, so at type 2 address instruction. 28 at type 1 address instructions, se at type 0 address instruction. 4 bits are fer apcodes 2 bits for opcodes 2 sets for operands. In opiode Airst 3 bits are mask type 2 remaining for epicide. Irange III 00000		11 15 - 200 45 -	
4 bits on for operands: 4 bits on for operands: 4 bits on for operands: 5000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1			4
4 bits on for operates: 4 bits on for operates: 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		Expanded opends Taxana	400
4 bits on for operates: 4 bits on for operates: 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			-
4 bits on for operates: 4 bits on for operates: 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		I have set of IER with and i'm represent each	
4 bits on for operates: 4 bits on for operates: 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		Instruction with 16 bit, then 14 no of type 3 ad	dress
4 bits on for operates 4 bits on for operates 2 to 2 address instructions 2 bits for operates & 8 bits for operands: In operate first 3 bits are mask type & remaining for operate. range III 00000, 111 11101, 30×2*. escape rade for type 1 address instructions. escape of the control of the cont		1 30 of type 2 address instruder. 28 of type	e 1
4 bits on for operates 4 bits on for operates 2 to 2 address instructions 2 bits for operates & 8 bits for operands: In operate first 3 bits are mask type & remaining for operate. range III 00000, 111 11101, 30×2*. escape rade for type 1 address instructions. escape of the control of the cont		actives incructors, se of type o address instructors	
for 2 address instruction. 2 bits for opcodes & 8 bits for oprands. In opcode Arst 3 bits are mask type & remaining For opcode. range. III 00000		1 MPF 30	43
for 2 address instruction. 2 bits for opcodes & 8 bits for oprands. In opcode Arst 3 bits are mask type & remaining For opcode. range. III 00000		* x 8 = 12 bits for openands 0000 ,)-	03
for 2 address instructions 2 bits for opcodes & 3 bits for opronds. In oprode Arst 3 bits are mask type & remaining for oprode. range III 00000, 111 11101, 30×28. Escape rede for type 1 address instructions. escape rede 11111110000000000 11111111		4 bits on the annuales	0
so the for operates & so the for operands: In operate first 3 bits are mask type & remaining for operate. range III 00000, escape rade for type 2 address instructions. escape rate for zero address instruction. all 16 bit represents operate. all 16 bit represents operate. instruction. all 16 bit represents operate.			600
for type 1 address instructions. escape rede for zero address instruction. all 16 bit represents opcode. in optode first 3 bits are mask type & remaining for oprode. range III 00000, 80x28. escape rede for type 1 address instructions. escape rede for type 2 address instructions. escape rede for zero address instruction. all 16 bit represents opcode.		for 2 address instructions (4-X 2)	6
for type 1 address instructions escape rode for zero address instruction. all 16 bit represents opcode. in opicide first 3 bits are mask type & remaining for opicide. 111 11101		8 bits for opcodes & 8 bits for apronds	
for type 2 address instructions. escape rede for type 2 address instructions. escape of the state of 27 and the state of 28 and the state of 29 address instruction. all 16 bit represents opende. 11111111111111111111111111111111111		In oprode first 3 bits an mask tupe & mmainin	
for type 1 address instructions. escape rede for type 1 address instructions. escape of type 2 address instructions. escape of type 2 address instruction. all 16 bit represents opende. 11111111100000 64/£ 1111111111011111		for oprode.	9
escape rede for type 1 address instructions escape of type 2 address instructions escape of type 2 address instructions for zero address instruction. all 16 bit represents opcode. Illimitation of this we can calculate the first solving this solving this we can calculate the first solving this solving this we can calculate the first solving the			
for type 2 address instructions. escape rade for type 2 address instructions. escape rade (11111111 01) (Birass) of 27) 28 × 21 for zero address instruction. all 16 bit represents opcode. (11111111100000 000 64/£ (111111111011111			6.00
for type 1 address instructions. escape rade for type 1 address instructions. escape rade (1111111 01) (Birassy of 27) 28 x 24 for zero address instruction. all 16 bit represents opcode. (11111111100000 000 64/£ (111111111011111		111/11/01	
for type 2 address instructions. escape of the instruction of the ins	es	307,2	6 3
111111 0 (Binary of 27) 28 x 2† 0			63
111111 0 (Binary of 27) 28 x 2† 6 6 6 6 6 6 6 6 6	fau		6
for zero address instruction. all 16 bit represents opiode. 11111111111111111111111111111111111	escaperade	type 2 address instructions.	6
for zero address instruction. all 16 bit represents opcode. 11111111110111111 By solving this we can coloube to the	993 5 9	11111100000000	
for zero address instruction. all 16 bit represents opcode. 111111111100000 64/£ By solving this we can coloubly the total		(1111) 01) (Binary of 27) 0842t	0.8
all 16 bit represents opcode. 1111111111100000 64/£ 111111111011111		1 28 1 21	0
all 16 bit represents opcode. 1111111111100000 64/£ 111111111011111	fax	norm add as a to the	0
: By solving this we can coloute to the	211	16 bit supposed to	
By solving this we can colouble the	1 101		
By solving this we can colouble the		64/6	6
By solving this we can colouble the		41111111011111	6 5
By solving this we can collected to			6
Solving This We can colculate to	. 21	ma Diversion of the second	
La La Toda	1 154 ?	alving this we can calculate total	0 5
$\frac{14 \times 2^{12} + 30 \times 2^{8} + 28 \times 2^{6} + 1 \times 2^{6}}{} = $		14 x 212 + 30 x 28 + 28 x 24	6 5
		72 T X 2 =	000
	,		
	1		5
Rais	NO PERSONAL PROPERTY.		Rain


1	Example 4 Co. 1
	Example 1 : Consider a machine with 16- bit instructions and 16
*	The Instruction Formet on have cover I also
30	ternory address four or bedraces
9	Com 4 kg lands and the control of th
*	
8	remaining 4 bits are used so
N	
-	Opcode Address
3	
	- Oprode + Registers Addresses
-	we need 4 bits to select one of the 1s awailable
	0
	instructions to 12 and could encode 16 different
	Instructions with three operands pack (3x 14 bits = 12 bits)
	OPTOde Addres Addres Addres
	registers. And we wish to ensel
	registers. And we wish to encode the following instructions (16
	-15 instructions with saddresses
	- 14 instructions with 2 addresses
	- 31 instructions with 2 address
	- 16 winstructors with 0 addresses.
	Can we enced the instanting of
	Can we encode this instruction set in 16 61th ?
	> Yes, if we use expanding opcodes
	-> 15 instructions with 3 addresses.
	0000,
	1110,
	7 - 110 1 30
	19 (nstructions colith 2 address. + 28 x 2 f
	1111 0008 + 64
	1111 1101
	31 Instructions with 2 address 16 Instructions with a dain
	1111 1110 0000 1111 1111 1111 0000
гвоги	Turn 101 1110
	COLUMN CONTRACTOR DE LA

	3504 (s.	-
31 ×24 = 4	25 bit patterns _ 2 instruction addr.	-
6 x 2" = 16	The state of the s	
add all = 6	53.36	5 6 6
		6
	- possible to design an expanding oprode to	56
allow t	he following to be encoded with a 12-6/t	6
instructi	on 1 Assume a register operand regulary storts,	•
- + instruc	show with a may istems	•
	nuchons colle l'regesters	-
- 18 Instruct	ions worth o negister.	-
		-
	255 x 23 + 16 x 20 = 4/04	-
we have 4096		
her requiren		-
Q. Assume a CPU has	ina le real stem and instruction length it	•
16 bits, it should	Br MCVIII	
19 of type	2 440.1. 117.1.	
3) of type	2 oxddr. Instruction	
	2 addr. instruction	
calculate at t	the most how many no of type	
O address instruction	on have	
Show appropri		
The state of the s		-
14x24x24x24	The state of the s	
- 64 0 add	tress instructions	
0000	6	
0000 ,,	,	
1100		
1100/ >	== 1 ====== C	
	6	-
	102	

1111 0000 , ----1111 1110, ----1111 1110.0000, ----1111 111 1 1110 ----36 1111 1111 1111 0000 Se. TITE DAY DAY DAY Example 4: Is it possible to design on expanding oprode to allow the Following to be encoded nith a 12-bit instruction? Assume a register operand requires 2 bits. 7 instructions: (two 15 bit addr & 1 3bit req 500 instructions one 15 bit adds 2 1 3 bit req 50 instructions with no addresses or regs. 7 x 2 the first 7 instructions account for -2 x 7 x 2 15 x 2 15 x 23 = 7 x 233 = 6.0/3 x 1010 The next soo instructions 500× 215 × 23 = 1.31 × 108 The next 50 instructions = 50 b, + patterns 50x'215 x 23 In total we need 6.026×1010 bit patterns. with 36 bit instructions we can have 236 = 6.87x10 bit patterns. .. We have enough bit patterns so can create opcodes Rainbow

1		
	Q. A processor has 16-bit instruction length, & registers and	
-	memory address of 8-bit. Is it possible to have following to	They want
1	(a) Three no. of instructions of types that have a register	-
	fields and one memory address.	
	- there are two registers each of 3 bit = 2x3 = 6 bits	
	2 are remaining out need a 00	
	THIS DOSSIBLE SO	-
		-
	(6) six no of instants of him to I have a regist	Y =
4	= (6) six no of instructions of type that have a regist	
	- one register field contains = 3 bits) total = 11 bits	
	one memory address contains = 8 bits 9	
	now out of 16 bits , 5 bits are remaining because	
	11 bits are gone.	
	11 000	6
	1 101	-
	That is possible	0
	co six no of instructions of type that have all 3 regis	ter
	Relde	0
	-> one register field contain - 3 bits = 3x3 = 9 bits.	0
	now remaining are 7 bits	0
	It requires six	0
		-
	:. 1111 000	
		0
	1111/101/	9
	It is possible	
	2 is possible	0
		0
302) Thi	re no of lockwish	
al	ree no of Instructions that have single memory address	0
		0
1 2	One memory address = 8 bits.	
2	11111101	
1	- It is possible.	
	, J.	Rai






-the control unit performs two basic tacks @ Sequention (Eyeration A five step sequence of action to fetch and execute an instruction SHEP Action tetch an Instruction and incomment the program counter. Percole the instruction and read registers from the register file Perform on ALU operation Read or write memory data if the Instruction involves a memory opened 4 Write the result into the destination register, it needed . 5-Instruction fetch Stage 1 Stage 2 Source registers Stage 3 4 LU Stage 4 Memory access Stage 5 Destination Register ainbow


HAVE IS A WAR STOR IN MANUAL OF WHICH STORE OF THE PARTY com not report for the designation From subject yellow Bryon AN SENSO Bronch : [[10] - [10] 1000 Sequence at actions needed to Fetch and execute the instruction Branch _ if_ [RS] - [RS] - LDGT Actron STRA Memory addres & [R], Road Memory, IR & Memory date, ACK TREITH Derade instruction RA + [85] RB + [86] Compare [RA] to [RB], TA [RA] [RB] . + nen POS [Pr]t Branch offset No action No action Two approaches to generate control signals: Hardwind contact Microprogrammal. · Hardwind antrol: The setting of control signals depends on: contents of the step counter contents of the instruction maister The result of a computation or a comparison operation. External input signat such as interrupt requests. clock Counter IR INSI control External Instruction. signa Input decoder *senerator* Condition INSM signals 0 220 0 Control synas Diagram: beneration of the control educal


Case style Processor morgram: Organization of a CISC-style processor. Rogister Fontool circulty Temporary Registers Interconnect Processor-Memory Interface Instruction INA InB To cache and 9 main memory address Out generator 10 Rainbow

Control unit Doputa Control Unit logic Notes: As per Instruction in IR there is need of getting sequering of appropriate signals. It am he done by that means control signat two approaches : (1) Handware control Now let us rensider a instr. steps: Steps to execute this (I) Plout, Xin II) 80 out, add 11) Zout, Pin to) End DINSTO YOR ROIRS (J) RO OUT, X in (I) R5 out, XOR (TT) Zout, Roin (IV) FND (3) INSTR ADD Space [RO, RE] (I) RO OUT, MAR in, MAR* OUT, MOR* in (T) MOR out, Xin (III) RE OUT, ADD (10) 2 out, MDR in, MAR into out, MAR into out, RD VI END Rainbow




District Instructions with different steps means naturally different no. of cleat curties. IA A steps - I but country TE stem = a thit rounted End signal connected to n-bit counter that indicates , one instruction is completed and set in bit rount to 0000 # After the previous step. now IR is looked with new instruction and country starts counting the clock, again from start. The approach discussed in the handware based control unit design tasts till we throw the design or strop the design. No Elevi blity for change as it is permanently implemental in hardware architechture. Drag ram: Typina Mirminstruction Formate no) Horizontal microinstruction Mirminstructon address Jump condition - unconditional - Zero - Overflow - Indirect wit System bus control signals. Internal QU control signals Rainbow






and the		
de la constantina della consta	intruction set Small	large.
(8)	Control Memory Absent	Present.
(3)	hep area less	More.
- 6	requirement	1 Tore.
	occurrence of traor Is n	nore Is less
	Honizontal Microinstructor	Verticals Microinstructions
	It support longer control	Supports shorter control word.
	It supports higher degree of parallelism control it degree is n -> n raignals are enabled at time	It allows low degree of parallelism either over!
	No additional hardware is required	Additioned handware is required in form at decoder.
(4)	Faster as composed to vertical	Slower as compared to horizontal,
	less flexible	More Flexible
5 0	Makes less use of ROM	Mo in transfer and
	encoding compared to	More use of ROM encoding to
-5	vertical	reduce length of control word
5	33111000	
6		
-6		
-		
-		A STATE OF THE PARTY OF THE PAR
Rainbow		

. ARITHMETTIC FOR COMPUTERS Characteristics of 2's complement Representation and Arithmete - 2n-1 thorough 2n1-1 Pange Number of representations 0 f 2000 Take the boolean complement of each bit of Negation the corresponding positive number, then add I to the resulting bit pattern Viewed as an unsigned interer -Expansion of Bit length Add additional bit positions to the left and All in with the value of the original sign bit. Over HOW Pule IF two numbers with the same sign (both the or both - vel are added, then overflow occurs is and only if the result has the opposite sign. To' substract & from A, tate the 2's complement Substraction Rule by 6f B and add it A Range Extension: Range of numbers that can be expressed is extended by Increasing the bit length. In sign-magnitude notation this is accomplished by moving the sign wit to the new leftmost position, and fill with zenes, Rainbow



	one region by a registre for carryout
	Drogram: Floushort for Unsignal Brinary Multiplication
Ras	(START)
Nun:	C. AX—O. M. = Multipliand
Neg	a - multipler
	NO 0 = 18 Yes
Bry	C/A=A+M
	Shift right G A. Q C
0	NO Count = 07 YES (END) Product in 4/0
Su	-483
	C A 0 19
	0 1001 0011 1001
(2)	P P
	0 1000 0100 1110 3 2nd cycle
	0 0100 0010 0111 2 270 270
Rainbow	0 000
	000 0011



g=H m=-3			0011 2000		
000	9=7		1101		
				company	9
	6	Qu.	M	-	9
	0000 0111	0	110	A . A . A . A	6
	0011 0111	0	110	3 163 254	
-	2001 1011 1		115	2 2 2 224	
0	0000 1101		110	2 2 20 1	
0	000 0110		1101	2 1 A 1 49 7 1 16 4	La Company
h			1101	The second secon	
01	10 1011	0	1101	20010	
			- 3		-
		0101		0010	0
	0001	4 2	: 21	501	-
000	16	7 -		icates - we sight.	
000			1		
10	0=-7 1	w 2		0001	
	9-11	n = -3		C=185 1	-
9.1		^	M	Minin	-
4	0	9-1	1101		
9800	1001	0	1101	ALA-m 7 Prist cyc	1
0011	1001	-	1101	swift)	
0001	1100	-		A + A+m? and orde	0
1110	1100	-	1101	sw# J	-
	0 110	0		swift 1 and cycle	6
1111	1011	0	1101	12-1074 ge	
0010	1011	0	1101		
0001	0101	1	1101	sh H)	
					-
(2'					-
					Paragra
					-
					-
nbow					1

