

# COMPUTER ORGANIZATION

Thread :- It is a sequence of instructions that a computer CPU executes.

Threads are the smallest unit of execution within a process, which can contain one or more threads.

Threads share resources like memory and computing resources with other threads in the same process, which can allow for faster communication and context switching.

Pthreads :- (POSIX threads) : are a standardized multi-thread programming interface for UNIX systems.

Software Threads are threads of execution managed by the operating system.

Hardware threads are a feature of some processors that allow better utilisation of the processor under some circumstances.

## • Architecture Principles :-

8 Great ideas in computer architecture :-

- ① Design for Moore's Law
- ② Use abstraction to simplify design.
- ③ Make the common case fast
- ④ Performance via parallelism
- ⑤ Performance via Pipelining
- ⑥ Performance via Prediction
- ⑦ Hierarchy of memories
- ⑧ Dependability via redundancy.

# COMPUTER ORGANIZATION

- \* Response Time:- It is the time it takes for a computer to respond to a user's request or inquiry.

Response time is frequently used as a measure of the performance of an interactive system.

- \* Throughput:- Throughput is a computer term that measures the volume of data or work that passes through a system or network in a given amount of time.

- \* Measuring Execution Time

→ Elapsed Time  
→ CPU Time.

- \* CPU clocking:-

Also known as clock rate.

constant cycle time =  $\tau$

$$\therefore \text{clock rate} = \frac{1}{\text{cycle time}} = \frac{1}{\tau} = f$$

- Size of program determined by its Instruction Count (IC)

- Different machine instructions may require different numbers of clock cycles to execute.

$\therefore$  Cycles per Instruction (CPI) becomes an important parameter for measuring the time needed to execute each instruction.

$$\begin{aligned}\text{CPU Time} &= \text{CPU clock cycles} \times \text{Clock cycle Time} \\ &= \text{CPU clock cycles} / \text{clock Rate}\end{aligned}$$

$$\begin{aligned}\text{Execution Time (ET)} &= N \times \text{CPI} \times \tau \\ &= \text{IC} \times \text{CPI} \times \tau \\ &= \frac{N \times \text{CPI}}{f}\end{aligned}$$

Memory cycle :- Time needed to complete one memory reference.

• CPI example:-

Computer A : Cycle Time = 250 ps , CPI = 2.0

Computer B : Cycle Time = 500 ps , CPI = 1.2

Same ISA

Which is faster and by how much?

CPU Time A = ~~250~~

CPU Time A = Instruction count  $\times$  CPI<sub>A</sub>  $\times$  Cycle Time<sub>A</sub>

$$= I \times 2.0 \times 250 = 500 \times I \quad \bigg/ \quad I \times 500 \text{ ps}$$

CPU Time B = Instruction count  $\times$  CPI<sub>B</sub>  $\times$  Cycle Time<sub>B</sub>

$$= I \times 1.2 \times 500 = 600 \times I \quad \bigg/ \quad I \times 600 \text{ ps}$$

$$\frac{\text{CPU Time B}}{\text{CPU Time A}} = \frac{I \times 600 \text{ ps}}{I \times 500 \text{ ps}} = 1.2$$



If different instruction classes take different number of cycles

$$\text{Clock cycles} = \sum_{i=1}^n (\text{CPI}_i \times \text{Instruction Count}_i)$$

• Weighted average CPI

$$\text{CPI} = \frac{\text{clock cycles}}{\text{Instruction count}} = \sum_{i=1}^n \left( \text{CPI}_i \times \underbrace{\frac{\text{Instruction count}_i}{\text{Instruction count}}}_{\text{relative freq.}} \right)$$

\* CPI example.

Alternative compiled code sequences using instructions in classes A, B, C.

Class	A	B	C
CPI for class	1	2	3
IC for In seq. 1	2	1	2
IC in seq. 2	4	1	1

Sequence 1: IC = 5

$$\text{Clock cycles} = 2 \times 1 + 1 \times 2 + 2 \times 3 = 10$$

$$\text{Avg CPI} = \frac{10}{5} = 2$$

Sequence 2: IC = 6

$$\text{Clock cycles} = 4 \times 1 + 1 \times 2 + 1 \times 3 = 9$$

$$\therefore \text{Avg CPI} = \frac{9}{6} = 1.5$$

Problem 1.1: A 400-MHz processor was used to execute a benchmark program with the following instruction mix and clock cycle counts.

Instruction type	Instruction count	Clock Cycle Count
Integer arithmetic	4 50 000	1
Data Transfer	3 20 000	2
Floating Point	1 50 000	2
Control Transfer	80 000	2

Determine the effective CPI, MIPS rate and execution time for this program.

$$\textcircled{1} \text{ Avg CPI} = \frac{4,50,000 \times 1 + 3,20,000 \times 2 + 1,50,000 \times 2 + 80,000 \times 2}{10,00,000}$$

$$= 1.55$$

$$\textcircled{2} \text{ MIPS rate} = \frac{400 \times 10^6}{1.55 \times 10^6} = \underline{\underline{258.06 \text{ MIPS}}}$$

$$\textcircled{3} \text{ Execution Time} = \frac{IC \times CPI}{F}$$

$$= \frac{10^6 \times 1.55}{400 \times 10^6} = \underline{\underline{3.875 \text{ ms}}}$$

Problem 1.4: Consider the execution of an object code with  $2 \times 10^6$  instructions on a 400-MHz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the result of a program trace experiment.



Instruction type	CPI	Instruction mix
Arithmetic and logic	1	60%
load/store with cache hit	2	18%
Branch	4	12%
Memory Reference with cache miss	8	10%

$$\textcircled{a} \text{ Avg CPI} = 1 \times 0.6 + 2 \times 0.18 + 4 \times 0.12 + 8 \times 0.1 = 2.24$$

$$\textcircled{b} \text{ MIPS rate} = \frac{f}{\text{CPI} \times 10^6} = \frac{400 \times 10^6}{2.24 \times 10^6} = 178.57 \text{ MIPS}$$

\* MIPS rate :-

$$= \frac{IC}{T \times 10^6} = \frac{f}{\text{CPI} \times 10^6} = \frac{f \times IC}{C \times 10^6}$$

Problem 1.6 : The execution time (in seconds) of four programs on three computers are given below:

Assume that  $10^9$  instructions were executed in each of the four programs. Calculate the MIPS rating of each program on each of the three machines. Based on these ratings, can you draw a clear conclusion regarding the relative performance of the three computers?

Program	Execution Time (in seconds)		
	Computer A	Computer B	Computer C
Program 1	1	10k	20
Program 2	1000	100	20
Program 3	500	1000	50
Program 4 rainbow	100	600	100

Benchmarks :-

- kernels (e.g. matrix multiply)
- Toy programs (e.g. sorting)
- Synthetic Benchmark (phrystone)
- Benchmark suites (e.g. SPECint, TPC-C)

• Amdahl's law:-

$$\text{Execution time}_{\text{new}} = \text{Execution time}_{\text{old}} \times \left( 1 - \text{fraction} + \frac{\text{fraction}}{\text{speedup}_{\text{enhance}}} \right)$$

$$\text{Speedup Overall} = \frac{\text{Execution time}_{\text{old}}}{\text{Execution time}_{\text{new}}} = \frac{1}{\left( 1 - \text{fraction} \right) + \left( \frac{\text{fraction}}{\text{speedup}_{\text{enhance}}} \right)}$$

$$S_0 = \frac{1}{(1-F) + \frac{F}{s}} \quad \begin{array}{l} F < 1 \\ s > 1 \end{array}$$



## ✓ Amdahl's Law

Fraction enhanced : The fraction of the computation time in the original computer that can be converted to take advantage of enhancement.

$f < 1$  always

Speedup enhanced : The improvement gained by the enhanced execution mode, that is, how much faster the task would run if the enhanced mode were

$S > 1$  always

$$\therefore \text{Speedup overall} = \frac{1}{(1-f) + \frac{f}{S}}$$

### Problem 1:

Suppose that we want to enhance the processor used for Web serving. The new processor is 10 times faster on computation in the Web serving application than the original processor. Assuming that original processor is busy with computation 40% of the time and is waiting for I/O 60% of the time, what is the overall speedup gained by incorporating the enhancement.

$$\begin{aligned} S_o &= \frac{1}{(1-f) + \frac{f}{s}} = \frac{1}{(1-0.4) + \frac{0.4}{10}} \\ &= \frac{10}{0.6 \times 10 + 0.4} \\ &= \frac{10}{6.06 + 0.4} \approx 1.56 \\ &= \frac{10}{6.4} \approx 1.5625 \end{aligned}$$



### Problem 2 :

A common transformation required in graphics processors is square root. Implementations of Floating-point (FP) square root vary significantly in performance, especially among processors designed for graphics. Suppose FP square root (FPSQR) is responsible for 20% of the execution time of a critical graphics benchmark. One proposal to enhance the FPSQR hardware and speedup this operation by a factor of 10. The other alternative is just to try to make all FP instructions in the graphics processor run faster by factor of 1.6; FP instructions are responsible for half of the execution time for the application. The design team believes that they can make all FP instructions run 1.6 times faster with the same effort as required for the fast square root. Compare these two design alternatives.

given: FP case:  $S = 1.6$ ,  $F = 0.5$

$$\therefore S_0 = \frac{1}{(1-0.5) + \frac{0.5}{1.6}} = \frac{1}{0.5 \times 1.6 + 0.5} = \frac{1.6}{0.8 + 0.5} \\ = \frac{1.6}{1.3} = \underline{\underline{1.23}}$$

FPSQR:  $f = 0.2$ ,  $S = 10$

$$\therefore S_0 = \frac{1}{(1-0.2) + \frac{0.2}{10}} = \frac{10}{0.8 \times 10 + 0.2} = \frac{10}{8.2} = 1.2195$$

$S_0 \text{ of FP} > S_0 \text{ of FPSQR} \therefore$  Second design is preferable.

### \* Problem 3 :

Suppose we have made the following measurements:

Frequency of FP operations = 25%

Avg. CPI of FP operations = 4.0

Avg. CPI of other instructions = 1.33

Frequency of FPSQR = 2%

CPI of FPSQR = 20

Assume that the two design alternatives are to decrease the CPI of FPSQR to 2 or to decrease the average CPI of all FP operations to 2.5. Compare these two design alternatives using the processor performance equation.

$$ET = N \times CPI \times T$$

$$= \frac{N \times CPI}{f}$$

FP operations:-

$$CPI_{original} = \sum_{i=1}^n CPI_i \times \left[ \frac{I_i}{\text{Instruction count}} \right]$$

$$= (4 \times 25\%) + (1.33 \times 75\%)$$

$$= 2.0$$

$$CPI_{with \text{ new FPSOR}} = CPI_{original} - 2\% \times (CPI_{old \text{ FPSOR}} - CPI_{of \text{ new FPSOR}})$$

$$= 2.0 - 2\% \times (2.0 - 2) = 1.64$$

$$CPI_{new \text{ FP}} = (75\% \times 1.33) + (25\% \times 2.5) = 1.625$$

$$\text{Speedup}_{new \text{ FP}} = \frac{CPU \text{ Time}_{original}}{CPU \text{ Time}_{new \text{ FP}}}$$

$$= \frac{IC \times \text{Clock cycle} \times CPI_{original}}{IC \times \text{clock cycle} \times CPI_{new \text{ FP}}}$$

$$= \frac{CPI_{original}}{CPI_{new \text{ FP}}}$$

$$= \frac{2.0}{1.625} = 1.23$$

#### Problem 4 :

Assume that we make an enhancement to a computer that improves some mode of execution by a factor of 10. Enhanced mode is used 50% of the time, measured as a percentage of the execution time when the enhanced mode is in use. Recall that Amdahl's law depends on the fraction of the original, unenhanced execution time that would make use of enhanced mode. Thus we cannot directly use this 50% measurement to compute speedup with Amdahl's law.

- What percentage is the speed up we have obtained from fast mode?
- What percentage of the original execution time has been converted to fast mode?



$$\textcircled{a} \text{ Old ET} = 0.5 \text{ new} + 0.5 \times 10 \text{ new} = 5.5 \text{ new}$$

$$\textcircled{b} \text{ In original code, unenhanced part} = \text{enhanced part speedup}^{b/10}$$

$$(1-x) = \frac{x}{10} \Rightarrow 10 - 10x = x \Rightarrow 11x = 10$$

$$\therefore x = 10/11$$

### Problem 5:

Your company has just bought a new Intel Core i5 dual-core processor, and you have been tasked with optimizing your software for this processor. You will run two applications on this dual core, but the resource requirements are not equal. The first application requires 80% of the resources, and the other only 20% of the resources. Assume that when you parallelize a portion of the program, the speedup for that portion is 2.

- $\textcircled{a}$  Given that 40% of the first application is parallelizable, how much speedup would you achieve with that application if run in isolation?
- $\textcircled{b}$  Given that 99% of the second application is parallelizable, how much speedup would this application observe if run in isolation?
- $\textcircled{c}$  Given that 40% of the first application is parallelizable, how much overall system speedup would you observe if you parallelized it?
- $\textcircled{d}$  Given that 99% of the second application is parallelizable, how much overall system speedup would you observe if you parallelized it?

$$\textcircled{a} S_0 = \frac{1}{(1-0.4) + 0.4/2} = \frac{1}{0.8} = 1.25$$

$$\textcircled{b} S_0 = \frac{1}{(1-0.99) + \frac{0.99}{2}} = 1.98$$



$$(c) S_0 = \frac{1}{0.8 + 0.2 \times 0.01 + 0.3 \times 0.99} = 1.11$$

### Problem 6:

When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's law takes into account the former but not the latter.

(a) What

(b)

(c)

$$\rightarrow (a) S_0 = \frac{1}{(1-f) + \frac{f}{N}} = \frac{1}{(1-0.3) + \frac{0.3}{N}}$$

$$(b) S_0 = \frac{1}{0.2 + (8 \times 0.005) + \frac{0.8}{8}} =$$

$$(c) S_0 = \frac{1}{0.2 + (\log_2 8 \times 0.005) + \frac{0.8}{8}} = \frac{1}{0.2 + (3 \times 0.005) + \frac{0.8}{8}} =$$

$$(d) S_0 = \frac{1}{0.2 + (\log_2 N \times 0.005) + \frac{0.8}{N}}$$

$$\textcircled{c} \left( \frac{1}{(1-0.0P)} + (\log_2 N \times 0.005) + \frac{0.0P}{N} \right)' = 0$$

$$\therefore \frac{d}{dN} \left( \frac{1}{(1-0.0P)} + (\log_2 N \times 0.005) + \frac{0.0P}{N} \right) = 0$$

### Problem 7 :

Consider the unpipelined processor in the previous section. Assume that it has a 1 ns clock cycle and that it uses 4 cycles for ALU operations and branches and 5 cycles for memory operations. Assume that the relative frequencies of these operations are 40%, 20% & 40% respectively. Suppose that due to clock skew and setup, pipelining the processor adds 0.2 ns of overhead to the clock. Ignoring any latency impact, how much speedup in the instruction execution rate will we gain from a pipeline?

$$\begin{aligned} \rightarrow \text{Average instruction execution time} &= \text{Clock cycle} \times \text{Average CPI} \\ &= 1 \text{ ns} \times [(40\% + 20\%) \times 4 + 40\% \times 5] \\ &= 4.4 \text{ ns} \end{aligned}$$

$$\begin{aligned} \text{Speedup from pipelining} &= \frac{\text{Average instruction time unpipelined}}{\text{Average instruction time pipelined}} \\ &= \frac{4.4 \text{ ns}}{1.2 \text{ ns}} = \underline{\underline{3.7 \text{ times}}} \end{aligned}$$

### Problem 80 :

We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original machine had a clock cycle time of 7 ns. After the stages were split, the measured times were IF, 1 ns; ID, 1.5 ns; EX, 1 ns; MEM, 2 ns; & WB, 1.5 ns. The pipeline register delay is 0.1 ns.

$\textcircled{a}$

b)

c)

d)

e)

$$\rightarrow 2ns + 0.1ns = 2.1ns.$$

b)

$$\rightarrow 5 \text{ cycles} / 4 \text{ instructions} = 1.25$$

f)

$$\rightarrow \frac{IX(CPI \times I)}{IX(CPIVC)} = \frac{4 \times 1.25 \times 2}{4 \times} \quad \frac{1 \times 7}{1.25 \times 2.1} = \underline{\underline{2.67}}$$



d)

$$\rightarrow \frac{IX(189)}{IX(10.1)} = 40$$



Amdahl's law :-  $S_n = \frac{n}{1 + (n-1)\alpha}$



implication is that  
 $S \rightarrow \frac{1}{\alpha}$  as  $n \rightarrow \infty$   
 Execution time



Speedup

$\alpha$  is called as sequential bottleneck in a program.

Gustafson's Law:-



Speedup  
( $S_n$ )

$$S_{1024} = 1024 - 1023/n$$

0% 1% 2% 3%

$$S_n^* = \frac{W_1^* + W_n^*}{W_1^* + W_n^*/n} = \frac{W_1 + G(n)W_n}{W_1 + G(n)W_n/n}$$

\* CPU Time =  $\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycle}}{\text{Instruction}} \times \frac{\text{seconds}}{\text{clock cycle}}$

• Performance depends on

- Algorithm : affects IC, possibly CPI
- Programming language : affects IC, CPI
- Compiler : affects IC, CPI
- Instruction set architecture : affects IC, CPI,  $T_c$ .

Programs to Execute  $Y = \frac{A-B}{C+(D \times E)}$

(a) Three-address instructions

Instruction	Comment
SUB Y, A, B	$Y \leftarrow A - B$
MPY T, D, E	$T \leftarrow D \times E$
ADD T, T, C	$T \leftarrow T + C$
DIV Y, Y, T	$Y \leftarrow Y \div T$

4

(b) Two address instructions

Instruction	Comment
MOVE Y, A	$Y \leftarrow A$
SUB Y, B	$Y \leftarrow Y - B$
MOVE T, D	$T \leftarrow D$
MPY T, E	$T \leftarrow T \times E$
ADD, T, C	$T \leftarrow T + C$
DIV Y, T	$Y \leftarrow Y \div T$

6

(c) One-address instructions:

LOAD D	$AC \leftarrow D$
MPY E	$AC \leftarrow AC \times E$
ADD C	$AC \leftarrow AC + C$
STOR Y	$Y \leftarrow AC$
LOAD A	$AC \leftarrow A$
SUB B	$AC \leftarrow AC - B$
DIV Y	$AC \leftarrow AC \div Y$
STOR Y	$Y \leftarrow AC$

8

Now,  $Z = K + B \times C$

$\rightarrow$  Write all for this

two one-address instructions:

MOV R<sub>1</sub>, C  
MUL R<sub>1</sub>, B  
ADD R<sub>1</sub>, K  
MOV Z, R<sub>1</sub>

one one-address instruction.

LOAD C  
MUL B  
ADD K  
STOR Z

4

Three address instructions

OP   d     i     s    
                    operands

Two address instructions

OP   d     s  

One address instructions

OP   s  

three address instruction.

MPY R<sub>1</sub>, B, C  
ADD Z, K, R<sub>1</sub>

2



zero address instruction (two stack)

$Z = K + B * C \rightarrow$  post-fix  $\rightarrow KBC++$

```

PUSH K
PUSH B
PUSH C
MUL
ADD
POP Z
    
```

zero address instruction:-

Postfix expression of  $Y = \frac{A-B}{C+D+E}$

i.e.  $Y = (A-B) / (C+D+E)$

$AB-CD E X++$

```

PUSH A
PUSH B
SUB
PUSH C
PUSH D
PUSH E
MUL
ADD
DIV
POP Y
    
```

eg:

①  $Z = P - Q$      $Z = ((P - (Q + S) + T) / (U / (V - W)))$

Three address instruction:-

ADD	$R_1, Q, S$	$R_1 \leftarrow Q + S$	} 6
MUL	$R_2, R_1, T$	$R_2 \leftarrow R_1 * T$	
SUB	$R_3, P, R_2$	$R_3 \leftarrow P - R_2$	
SUB	$R_4, V, W$	$R_4 \leftarrow V - W$	
DIV	$R_5, U, R_4$	$R_5 \leftarrow U / R_4$	
DIV	$R_6, R_3, R_5$	$R_6 \leftarrow R_3 / R_5$	

## Two-address instructions.

MOVE $R_1, Q$	$R_1 \leftarrow Q$
ADD $R_1, S$	$R_1 \leftarrow R_1 + S$
MUL $R_1, T$	$R_1 \leftarrow R_1 * T$
MOVE $R_2, P$	$R_2 \leftarrow P$
SUB $R_2, R_1$	$R_2 \leftarrow R_2 - R_1$
SUB	
MOVE $R_3, V$	$R_3 \leftarrow V$
SUB $R_3, W$	$R_3 \leftarrow R_3 - W$
DIV	
MOVE $R_4, U$	$R_4 \leftarrow U$
DIV $R_4, R_3$	$R_4 \leftarrow R_4 / R_3$
DIV $R_2, R_4$	$R_2 \leftarrow R_2 / R_4$

(something  
might be wrong)  
it should be  
12 at 12

## One-address instructions.

LOAD $Q$	$AC \leftarrow Q$
ADD $S$	$AC \leftarrow AC + S$
MUL $T$	
STOR $T$	LOAD $Q$
LD $P$	ADD $S$
SUB $T$	MUL $T$
MUL $T$	STOR Temp
LD $V$	LOAD $P$
SUB $W$	SUB Temp
STOR $T_1$	STOR Temp
LD $V$	LD $V$
DIV $T_1$	SUB $W$
STOR $T_1$	STOR Temp1
LD $T$	LOAD $V$
DIV $T_1$	DIV Temp1
STOP $Z$	STOR Temp2
	LOAD Temp
	DIV Temp2
	STOR $Z$

zero address instruction:  $\rightarrow J1$

part for:  $Q + T + P =$

### Expanded Opcode Technique:-

I have set of 16R with, and i'm represent each instruction with 16 bit, then 14 no. of type 3 address instructions, 30 of type 2 address instructions, 28 of type 1 address instructions, 64 of type 0 address instruction.

type 3:

$4 \times 3 = 12$  bits for operands.

4 bits are for opcodes

0000 ---, ---, ---  
1111 ---, ---, ---

$14 \times 2^{12}$

for 2 address instructions.

8 bits for opcodes & 8 bits for operands.

In opcode first 3 bits are mask type & remaining for opcode.

range 111 | 00000 ---, ---

111 | 11101 ---, ---  $30 \times 2^8$

escape code

for type 1 address instructions.

escape code

1111111100000000

11111111 01 (Binary of 27)

$28 \times 2^4$

for zero address instruction.

all 16 bit represents opcode.

1111111111110000

$64 / 1$

1111111110111111

$\therefore$  By solving this we can calculate total

$$14 \times 2^{12} + 30 \times 2^8 + 28 \times 2^4 + 1 \times 2^0 =$$



Example 1: Consider a machine with 16-bit instructions and 16 registers.

The instruction format can have several structures:

- opcode + Memory address (such as MARIE):

→ If we have 4KB byte addressable memory we need 12 bits to specify an address location.


→ The remaining 4 bits are used for the opcode: 16 instructions are hence available.



- opcode + Registers Addresses

→ We need 4 bits to select one of the 16 available registers

→ Suppose we have 4 bits opcode, we could encode  $16^3$  different instructions with three operands each ( $3 \times 4 \text{ bits} = 12 \text{ bits}$ )



Example 2: Consider a machine with 16-bit instructions < 16 registers. And we wish to encode the following instructions:

- 15 instructions with 3 addresses

- 14 instructions with 2 addresses

- 31 instructions with 1 address

- 16 instructions with 0 addresses.

Can we encode this instruction set in 16 bits?

→ Yes, if we use expanding opcodes

→ 15 instructions with 3 addresses.

0000, ----, ----, ----

1110, ----, ----, ----

14 instructions with 2 addresses.

1111 0000 ----, ----

1111 1101 ----, ----

31 instructions with 1 address.

1111 1110 0000 ----

1111 1111 1110 ----

$$15 \times 2^{12}$$

$$+ 14 \times 2^8 = 65536$$

$$+ 28 \times 2^4$$

$$+ 64$$

16 instructions with 0 address

1111 1111 1111 0000

1111 1111 1111 1111

$$\begin{aligned}
 15 \times 2^4 \times 2^4 \times 2^4 &= 4840 \text{ bit patterns} \rightarrow 3 \text{ instruction addr.} \\
 14 \times 2^4 \times 2^4 &= 3584 \text{ bit patterns} \rightarrow 2 \text{ instruction addr.} \\
 31 \times 2^4 &= 496 \text{ bit patterns} \rightarrow 1 \text{ instruction addr.} \\
 16 \times 2^0 &= 16
 \end{aligned}$$

$$\text{add all} = \underline{65536}$$

Example 3 Is it possible to design an expanding opcode to allow the following to be encoded with a 12-bit instruction? Assume a register operand requires 3 bits.

- 4 instructions with 3 registers
- 255 instructions with 1 register
- 16 instructions with 0 register.

$$4 \times 2^3 \times 2^3 \times 2^3 + 255 \times 2^3 + 16 \times 2^0 = 4104$$

we have 4096.

here requirement is 4104

Q. Assume a CPU having 16 registers and instruction length is 16 bits, it should be having

- 14 of type 3 addr. instruction
- 31 of type 2 addr. instruction
- 12 of type 1 addr. instruction

calculate, at the most how many no. of type 0 address instruction have.

Show appropriate encoding

$$14 \times 2^4 \times 2^4 \times 2^4 + 31 \times 2^4 \times 2^4 + 12 \times 2^4 + x = 65536$$

$\therefore$  64 0 address instructions

0000, ----, ----, ----

1100, ----, ----, ----

1111 0000, ---, ---  
1111 1110, ---, ---

1111 1110.0000, ---  
1111 1111 1110. ---

1111 1111 1111 0000  
1111 1111 1111 1111

#### Example 4:

Is it possible to design an expanding opcode to allow the following to be encoded with a 12-bit instruction? Assume a register operand requires 2 bits.

7 instructions: two 15 bit addr & 1 3 bit reg  
500 instructions one 15 bit addr & 1 3 bit reg  
50 instructions with no addresses or regs.

→  $7 \times 2$

the first 7 instructions account for

$$2 \times 7 \times 2^{15} \times 2^{15} \times 2^3 = 7 \times 2^{33} = 6.013 \times 10^{10}$$

the next 500 instructions

$$500 \times 2^{15} \times 2^3 = 1.031 \times 10^8$$

The next 50 instructions = 50 bit patterns

$$50 \times 2^{15} \times 2^3$$

In total we need  $6.026 \times 10^{10}$  bit patterns.

With 36 bit instructions we can have  $2^{36} = 6.87 \times 10^{10}$  bit patterns.

∴ We have enough bit patterns so can create opcodes.



Q. A processor has 16-bit instruction length, 8 registers and memory address of 8-bit. Is it possible to have following types of instructions?

(a) Three no. of instructions of type that have 2 register fields and one memory address.

→ there are two registers each of 3 bit =  $2 \times 3 = 6$  bits.  
and one memory address = 8  $\therefore 8 + 6 = 14$  bits  
2 are remaining, we need 2  $\therefore$  00 -----  
10 -----

It is possible.

(b) six no. of instructions of type that have 1 register field and one memory address.

→ one register field contains = 3 bits } total = 11 bits  
one memory address contains = 8 bits }

now out of 16 bits, 5 bits are remaining because 11 bits are gone.

$\therefore$  000 -----  
11/101 -----

It is possible

(c) six no. of instructions of type that have all 3 register fields.

→ one register field contain = 3 bits =  $3 \times 3 = 9$  bits.

now remaining are 7 bits

It requires six

escape code  
 $\therefore$  1111/000/-----  
1111/101/-----

It is possible

(d) Three no. of instructions that have single memory address at field.

$\therefore$  one memory address = 8 bits.

$\therefore$  1111/000/-----  
1111/101/-----

$\therefore$  It is possible.

(e) seven no. of instructions of type that have 2 register fits

→ for registers  $\Rightarrow 2 \times 3 = 6$  bits  
10 are remaining.

```
1 1 1 1 1 1 1 0 0 0 - - - - -  
1 1 1 1 1 1 1 1 1 0 - - - - -
```

5L are use  
8 bits  
as escape code  
then it is  
not possible

(f) seven no. of instructions of type that have only one register field

$\therefore$  one registers = 3 bits  
remaining = 13 bits.

```
1 1 1 1 1 1 1 1 1 1 0 0 0 - - -  
1 1 1 1 1 1 1 1 1 1 1 1 0 - - -
```

It is possible.

(g) eight no. of instructions of type that have 0 address.

```
1 1 1 1 1 1 1 1 1 1 1 1 0 0 0  
1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
```

Number of instructions  
is 8


Pipeline

Implementation

IF ID EX WB

There are four particular subcycles :

- ① Instruction cycle
- ② Indirect cycle
- ③ Execution cycle
- ④ Interrupt cycle



Micro-operation: That are the functional it will follow it is a very simple and it will complete very small or little amount of task.

Fetch cycle:- The fetch cycle, it occurs at beginning of the instruction cycle and causes to be instruction fetch from memory

Indirect cycle:- Once the instruction is fetch, then next step is to fetch source operands


Interrupt cycle:-

Control Unit Functional Requirements :

By reducing the operation

Task of control unit → to generate control signals.

Diagram:- The CPU With System Bus





-The control unit performs two basic tasks


① Sequencing

② Execution

Fetch  
Decode  
Execute  
Memory  
Writeback

A five step sequence of actions to fetch and execute an instruction.

step	Action
1	Fetch an instruction and increment the program counter.
2	Decode the instruction and read registers from the register file
3	Perform an ALU operation
4	Read or write memory data if the instruction involves a memory operand
5	Write the result into the destination register, if needed.



What is next step in what decides what step  
 what is category of RAMP?  
 Control signals for the datapath are from where within signal  
 in datapath?

Branch if  $[R5] = [R6]$  100P

Sequence of actions needed to fetch and execute the instruction Branch-if- $[R5] = [R6]$  100P

Step	Action
1	Memory address $\leftarrow [PC]$ , Read Memory, $IR \leftarrow$ Memory data, $PC \leftarrow [PC] + 4$
2	Decode instruction, $RA \leftarrow [R5]$ , $RB \leftarrow [R6]$
3	Compare $[RA]$ to $[RB]$ , if $[RA] = [RB]$ , then $PC \leftarrow [PC] + \text{Branch offset}$
4	No action
5	No action

Two approaches to generate control signals:-

- Hardwired control
- Microprogrammed control.

• Hardwired control:

The setting of control signals depends on:

- Contents of the step counter
- Contents of the instruction register
- The result of a computation or a comparison operation.
- External input signals, such as interrupt requests.





Diagram: Generation of the control signals

## CISC style Processor

Diagram: Organisation of a CISC-style processor.





Control unit Inputs

Control Unit logic

Notes:

As per instruction in IR there is need of getting sequencing of appropriate signals. It can be done by that means central signal two approaches: (1) Hardware control/

(2)

Now let us consider 3 instr. steps:

(1) INSTR1 add R1, R0

Steps to execute this

(I) R1 out, X in

(II) R0 out, add

(III) Z out, R1 in

(IV) End

(2) INSTR2 XOR R0, R5

(I) R0 out, X in

(II) R5 out, XOR

(III) Z out, R0 in

(IV) END

(3) INSTR3 ADD [R0, R6]

(I) R0 out, MAR in, MAR\* out, MDR\* in

(II) MDR out, X in

(III) R6 out, ADD

(IV) Z out, MDR in, MDR into out, MAR into out, R0

(V) END

$R_0 \text{ out} = ((\text{INST1 AND } T_2) \text{ OR } \dots)$  means  $R_0$  out should be made 1 if there is instruction 1 & second clock cycle.

$$(\text{--- AND } T_1) \text{ OR} \\ (\text{--- AND } T_2) \text{ OR } \dots)$$


$$\text{ADD} = \text{FIRST}((\text{INST1 AND } T_2) \text{ OR} \\ (\text{INST2 AND } T_2) \text{ OR } \dots)$$

END

$$\text{END} = ((\text{INST1 AND } T_4) \text{ OR} \\ (\text{INST2 AND } T_4) \text{ OR } \dots)$$

The AND combination is for activation of particular signal in context of single instruction.


Here, for every instruction there is one particular "and" gate and giving to each AND gate combination timing maker and Instruction.



So, we required two types of signals:

- ① Time marker
- ② Instruction marker.

Diagram: Control unit with decoded inputs.



Different instructions with different steps means naturally different no. of clock cycles.

Ex. 8 steps = 8 bit counter  
16 steps = 4 bit counter.

End signal connected to  $n$ -bit counter that indicates, one instruction is completed and set  $n$  bit count to 0000.


After the previous step, now IR is loaded with new instruction and counter starts counting the clock, again from start.

The approach discussed in the hardware based control unit design lasts till we throw the design or scrap the design.


No flexibility for change as it is permanently implemented in hardware architecture.

Diagram: Typical Microinstruction Format.

a) Horizontal microinstruction








- control-memory: control words or microinstructions could be arranged in a control memory.


Diagram: Control unit microarchitecture.



- The control unit functions as follows:-

- ① To execute an instruction, the sequencing logic unit issues a READ command to the control memory.
- ② The word whose address is specified in the control address register is read into the control buffer register.
- ③ The contents of the control buffer register generates control signals and next-address information for the sequencing logic unit.
- ④

Diagram: Functioning of Microprogrammed control Unit.



RISC - H/W based approach  
CISC - microprograms.

Attributes

Hardware based CU

Microprogram based CU

① Speed	Faster	Slower
② Cost of implementation	more costly	cheaper.
③ Flexibility	Not at all flexible	flexible to accommodate new system
④ Ability to handle complex instructions	Difficult to handle complex instructions	difficult to handle complex instructions
⑤ decoders	Complex decoder and sequencing logic	Easier decoder and sequencing logic.
⑥ Applicability	Used by RISC kind of processors	Used by CISC kind of processors.

⑦ Instruction set size	Small	Large.
⑧ Control Memory	Absent	Present.
⑨ Chip area requirement	less	More.
⑩ Occurrence of error	Is more	Is less

Horizontal Microinstruction      Vertical Microinstruction.

- |   |   |
|---|---|
| ① It support longer control word  | Supports shorter control word.                            |
| ② It supports higher degree of parallelism<br>If degree is $n \rightarrow n$ <sup>control</sup> signals are enabled at time | It allows low degree of parallelism either 0 or 1         |
| ③ No additional hardware is required  | Additional hardware is required in form of decoder.       |
| ④ Faster as compared to vertical  | Slower as compared to horizontal.                         |
| ⑤ less Flexible   | More Flexible   |
| ⑦ Makes less use of ROM encoding compared to vertical   | More use of ROM encoding to reduce length of control word |



## • ARITHMETIC FOR COMPUTERS

### • Characteristics of 2's complement Representation and Arithmetic

Range  $-2^{n-1}$  through  $2^{n-1} - 1$

Number of representations of zero one

Negation Take the boolean complement of each bit of the corresponding positive number, then add 1 to the resulting bit pattern viewed as an unsigned integer.

Expansion of bit length Add additional bit positions to the left and fill in with the value of the original sign bit.

Overflow Rule If two numbers with the same sign (both +ve or both -ve) are added, then overflow occurs if and only if the result has the opposite sign.

Subtraction Rule To subtract B from A, take the 2's complement of B and add it to A

### • Range Extension:

- Range of numbers that can be expressed is extended by increasing the bit length.
- In sign-magnitude notation this is accomplished by moving the sign bit to the new leftmost position, and fill with zeros.

Diagram: Block diagram of Hardware for Addition and Subtraction.






Diagram: Binary Addition/Subtraction logic circuit.



Diagram



M Register  $\rightarrow$  Multiplicand

Q  $\rightarrow$  Multiplier

Two additional register initialize to zero.

Register A initially initialise to zero.  
One register bit & register for carry out

Program: Flowchart for Unsigned Binary Multiplication


Par

Num  
of

Neg

Ex

On



Su

-7 & 3

7 = 0111

3 = 0011

C

A

Q

M

0

0000

0011

1001

0

1001

0011

1001

0

0100

1001

1100

First cycle

1

0000

1001

1100

0

1000

0100

1110

2nd cycle

0

0100

0010

0111

3rd cycle

0

0010


0001

0011

Rainbow



Booth's Algorithm for 2's complement Multiplication.



1001 0111  
0000  
0001  
1001  
0111  
1001

count = 4

A	Q	Q <sub>-1</sub>	M	
0000	0011	0	1001	
0111	0011	0	1001	A ← A - M
0011	1001	1	1001	Shift
0001	1100	1	1001	Shift
1010	1100	1	1001	A ← A + M
1101	0110	0	1001	Shift
1110	1011	0	1001	Shift

↓  
Take 1's complement

0001 0100  
1  
0001 0101  
16 8 4 2 = 21

$$Q = 4 \quad m = -3$$

0011  
1101

count = 4

A	B	$Q_{n-1}$	M	
0000	0111	0	1101	
0011	0111	0	1101	$A \leftarrow A - m$ } First cycle
0001	1011	1	1101	shift } 2nd cycle
0000	1101	1	1101	shift } 3rd cycle
0000	0110	1	1101	shift } 4th cycle
1101	0110	1	1101	$A \leftarrow A + m$ }
1110	1011	0	1101	shift }

0001 0101  
16 4 2

1111  
+ 0011  
0010

= 21

Indicates -ve sign

0001  
1101  
1110

$$Q = -7 \quad m = -3$$

0001

C = 1

A	B	$Q_{n-1}$	M	
0000	1001	0	1101	
0011	1001	0	1101	$A \leftarrow A - m$ } First cycle
0001	1100	1	1101	shift }
1110	1100	1	1101	$A \leftarrow A + m$ } 2nd cycle
1111	0110	0	1101	shift }
1111	1011	0	1101	shift } 3rd cycle
0010	1011	0	1101	$A \leftarrow A - m$ } 4th cycle
0001	0101	1	1101	shift }

21

