

 Nishalini-Ramesh Update README.md

6ec8a29 · now 

82 lines (39 loc) · 2.57 KB

Preview Code Blame

Raw     

NAME : NISHALINI R

REG NO: 212224040222

EXP4 FULL ADDER SUBTRACTOR

AIM:

To design a Full Adder and Full Subtractor circuit and verify its truth table in Quartus using Verilog programming.

Equipments Required:

Hardware – PCs, Cyclone II , USB flasher

Full Adder and Full Subtractor

Full Adder

Full adder is a digital circuit used to calculate the sum of three binary bits. It consists of three inputs and two outputs. Two of the input variables, denoted by A and B, represent the two significant bits to be added. The third input, Cin, represents the carry from the previous lower significant position. Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3, and binary 2 or 3 needs two digits. The two outputs are sum and carry.

$$\text{Sum} = A'B'C_{in} + A'BC_{in}' + ABC_{in} + AB'C_{in}' = A \oplus B \oplus C_{in}$$

$$\text{Carry} = AB + AC_{in} + BC_{in}$$





Figure -1 FULL ADDER

Full Subtractor

A full subtractor is a combinational circuit that performs subtraction involving three bits, namely minuend, subtrahend, and borrow-in . It accepts three inputs: minuend, subtrahend and a borrow bit and it produces two outputs: difference and borrow.



$$\text{Diff} = A \oplus B \oplus \text{Bin}$$

$$\text{Borrow out} = A'\text{Bin} + A'B + B\text{Bin}$$

Truthtable

Procedure

1. Type the program in Quartus software.
2. Compile and run the program.
3. Generate the RTL schematic and save the logic diagram.
4. Create nodes for inputs and outputs to generate the timing diagram.
5. For different input combinations generate the timing diagram.

Write the detailed procedure here

Program:


```
1  module exp3(a,b,sum_a,carry_a,diff_s,borrow_s);
2  input a,b;
3  output sum_a,carry_a,diff_s,borrow_s;
4  assign sum_a=a^b;
5  assign carry_a=a&b;
6  assign diff_s=a^b;
7  assign borrow_s=(~a&b);
8  endmodule
```

TRUTH TABLE

Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Inputs			Outputs	
A	B	Borrow _{in}	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

RTL



Waveform

```
1  module jkexp7(q,qbar,j,k,clock);
2  input j,k,clock;
3  output reg q;
4  output qbar;
5  always @ (posedge(clock))
6  begin
7      q <= (j & (~q)) & ((~k) & q);
8  end
9  assign qbar=(~q);
10 endmodule
11
```

RESULT

Thus the Full Adder and Full Subtractor circuits are designed and the truth tables is verified using Quartus software.