Digital Systems: Week1 Report

## Audio Signal Processing & Adaptive Noise Cancellation Using Digital Filters

Team members : Nishi Shah | Nishant Kumar | Mumuksh Jain | Jiya Desai Date : 13/03/2024

### <u>Problem Objective</u>

Signals obtained from sensors commonly contain significant noise. To eliminate this noise, one can either utilize improved sensors/probes or implement post-acquisition noise filtering. In this project, we will try reading a noisy signal acquired from a sensor. Our objective is to employ digital filters on an FPGA to effectively eliminate the noise from the signal.

In particular, we will use audio signals as our input signal. We will try implementing basic digital filters - low pass, high pass, band pass, all pass and band stop - on an FPGA, before attempting to design an adaptive noise cancellation filter.

Adaptive Noise Cancellation (ANC) reduces unwanted background noise from audio in real-time. It uses microphones to capture desired signals and noise, adjusting an adaptive filter to predict and cancel noise. The error signal refines the filter, enhancing the desired audio signal in noisy environments.

### Weekly breakdown of tasks

- 1. Convert input sound signal from Analog to Digital.
- 2. Add noise through a natural source or generate it artificially using any known method. specify each technique used and why.
- 3. Using filters like low pass filter, high pass filter, bandpass filter, bandstop filter, all pass filter and wiener filter extract the original sound signal back. You can also use filters of your choice. For example: Butterworth filter. State the reasoning properly for each step.
- 4. For verifying your approach, you can use inbuilt .wav files in MATLAB and write code in MATLAB and test it. Final code must be written in Verilog.
- 5. If time permits, design filters to extract sound notes from input sound signals. For example: detect if a C note is present in some sound signal.

#### Task 1: Read Data from BRAM and write data into BRAM of Basys 3 FPGA

**Part 1:** We learnt to read data from a file and displayed it.

```
nodule file_read();
           $display("array1[%0d] = %b", i, array1[i]);
           $display("array2[%0d] = %h", i, array2[i]);
endmodule
Output:
array1[0] = 000000
array1[1] = 000001
array1[2] = 000010
array1[3] = 000011
array2[0] = 00
array2[1] = 01
array2[2] = 10
array2[3] = 11
array2[4] = xx
array2[5] = xx
```

```
module tb1;
      fd = $fopen("my file1.txt", "w");
    $fdisplay(fd, "Value displayed with $fdisplay");
    $fdisplay(fd, "Value displayed with $fwrite");
      $fwriteb(fd, my var);
      $fwrite(fd, " "); // Add a space between values
     $fdisplay(fd, "Value displayed with $fstrobe");
      $fstrobe(fd, my var);
     #10 $fdisplay(fd, "Value displayed with $fmonitor");
     #10 $fclose(fd);
```

```
end
endmodule
Output:
Value displayed with $fdisplay
26
00011010
032
1a
Value displayed with $fwrite
43 00101011 053 2b
Value displayed with $fstrobe
60
00111100
074
3с
Value displayed with $fmonitor
60
```

# **Part 3:** We learnt to create a BRAM module, implement it on a FPGA and then read the data stored using the switches on the FPGA

```
module trial1(clk, addr, read_write, clear, data_in, data_out);
parameter n = 4;
parameter w = 8;
input clk, read_write, clear;
input [n-1:0] addr;
input [w-1:0] data_in;
output reg [w-1:0] data out;
reg [w-1:0] reg array [2**n-1:0];
integer i;
initial
begin
      reg_array[i] <= 1;
end
always @(negedge(clk)) begin
       reg_array[addr] <= data_in;</pre>
       data_out = reg_array[addr];
           reg_array[i] <= 0;
end
endmodule
```

**Part 4:** We learnt to store file's data in the FPGA's BRAM by creating a wrapper module and implementing it on the FPGA. Finally displayed output using switches and LED's on FPGA.

```
timescale 1ns/10ps
module memory read(
input clk,
input [3:0]counter1,
input ena,
input wea,
input [7:0]dina,
output [7:0] mem out);
blk_mem_gen_0 your_instance_name (
.clka(clk),
.ena(ena),
.wea(wea),
.addra(counter1),
.dina(dina),
.douta(mem_out)
);
endmodule
```

**Part 5:** We learnt to process the file's data stored in the FPGA's BRAM by creating a wrapper module and implementing it on the FPGA. Finally displayed output using switches and LED's on FPGA.

```
`timescale 1ns/10ps
module BRAM processing(
input clk,
input [3:0]counter1,
input ena,
input wea,
input e,
input [7:0]dina,
output reg [7:0]mem_out
);
wire [7:0] m1;
blk mem gen 0 your_instance_name (
.clka(clk),
.ena(ena),
.wea(wea),
.addra(counter1),
.dina(dina),
.douta(m1)
always @(*) begin
```

# Task 2: Conversion of analog audio signal into its digital equivalent and vice-versa

Here, we converted our analog audio input into its digital form (analog to digital conversion - ADC). Then, the digital-to-analog (DAC) conversion is performed, and the reconstructed audio is played back with the original audio.

The conversion into a digital signal is vital for this project as the FPGA board can only work on digital data (i.e., 0s and 1s). The filtering process occurs on the FPGA board via filters such as low-pass, high-pass, etc., on the digital data. Once filtered, the digital data must be converted back to analog to be played.

We used MATLAB software for this ADC and DAC conversion. We converted our audio signal to a .mat file, a standard binary MATLAB file. Then using the functions audioread and audiowrite we obtained our sampled data values and sampling frequency. We used the functions 'dec2bin' and 'bin2dec' for type conversion between binary and decimal signal values while being mindful of compatible data shapes.

Below is the code from MATLAB:

```
clc;
clear all;
close all;
filename = "C:\Users\jiyad\Downloads\sample test.ogg";
[audio,fs] = audioread(filename);
load sample test mat.mat
audiowrite("sample test.ogg",audio,fs);
clear audio fs
[audio,fs] = audioread('sample_test.ogg');
audio normalized = int16(audio * 32767); % Normalize
audio_binary = dec2bin(typecast(audio_normalized(:), 'uint16'), 16); % Convert to
binary
binary vector = audio binary(:)'; % Reshape to vector for transmission
%Binary to Audio
audio_integers = bin2dec(binary_matrix); % Convert binary to decimal
audio reconstructed = typecast(uint16(audio integers), 'int16'); % Typecast to int16
audio reconstructed normalized = double(audio reconstructed) / 32767; % Normalize to
% Save the reconstructed audio
audiowrite('reconstructed audio.wav', audio reconstructed normalized, fs);
% playing the original and reconstructed audio
sound(audio, fs); % Play original audio
sound(audio reconstructed normalized, fs); % Play reconstructed audio
save val;
```

This is what the binary\_matrix looks like:

These are essentially the binary values corresponding to the sampled analog signal values.

This is the data that the FPGA operates on.