Course: B.Tech Computer Science and Engineering (Artificial Intelligence & Machine Learning)

Subject: Digital Logic & System Design, Subject Code: ETEE104

Semester: II

Time: 03 Hours Max Marks: 70

Instructions to the Students:

- This Question paper consists of two Sections. All sections are compulsory.
- Section A comprises 10 questions of short answer type. All questions are compulsory, Each question carries 02 marks.
- Section B comprises 8 long answer type questions out of which students must attempt any 5. Each question carries 10 marks.
- Do not write anything on the question paper.
- 5. Assume suitable parameters (if not given).

Q. No.	SECTION -A (SHORT ANSWER TYPE QUESTIONS)	Marks
What do you understand by Digital Signal? Illustrate with examples.		(2)
	avert decimal number (25.125) ₁₀ into Binary () ₂ and hexadecimal	(2)
	nat are Maxterms? Give examples.	(2)
	nat is significance of code conversion? Draw the logic diagram of Binary Grey code conversion.	(2)
e Co	mpare Latch and Flip Flop.	(2)
9 f. Re	alize T - Flip Flop using J-K Flip Flop.	(2)
B EX	plain with examples the need of A/D and D/A converters.	(2)
h. W	hat is encoding? Explain in context to Analog to Digital conversion	(2)
i Ho	ow can the access time of semiconductor memory be improved? Explain.	(2)
j. Es	eplain briefly the importance of programmable logic devices in Digital	(2)

2307BT04

SECTION -B (LONG ANSWER TYPE QUESTIONS)

25. 110), -1 (1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1		
2. a Implement the logic function $F = A\bar{B} + \bar{A}B$ using two input NAND gates	(5)	
only.	(5)	
b. What is CMOS logic Family? Realize the logic function $F = \overline{AB}$ using		
CMOS.		
3. Given the following Boolean Function: $F = \bar{A}C + \bar{A}B + A\bar{B}C + BC$		
 Express it in sum of Minterms. 	(5)	
 b. Find the minimal sum of products expression. 	(5)	
4. What is Parity Bit? Explain Even Parity generator and Even parity checker with example	(10)	
9 5. What is race around condition in J-K Flip Flop and How it can be		
minimized? Explain.		
6. Efaborate the role of counter in Digital System Design? Design a synchronous	(10)	
3- bit up/down counter using J-K Flip Flop.		
What is quantization? Explain successive approximation A/D converter.	(10)	
a. Explain the concept of memory organization and operation.	(5)	
b. What is CAM? Explain.	(5)	
9. Write note on the following:		
a ROM as PLD.		
b. FPGA	(5)	

---END OF PAPER----