Carry Look-ahead Adder

A carry look-ahead adder reduces the propagation delay by introducing more complex hardware. In this design, the ripple carry design is suitably transformed such that the carry logic over fixed groups of bits of the adder is reduced to two-level logic.

The addition of two 1-digit inputs A and B is said to generate if the addition will always carry, regardless of whether there is an input-carry (equivalently, regardless of whether any less significant digits in the sum carry). In the case of binary addition, A+B generates if and only if both A and B are 1. If we write G(A, B) to represent the binary predicate that is true if and only if A+B generates, we have

$$G(A,B)=A.B$$

The addition of two 1-digit inputs A and B is said to propagate if the addition will carry whenever there is an input carry (equivalently, when the next less significant digit in the sum carries). In the case of binary addition, A+B propagates if and only if at least one of A or B is 1. If P(A,B) is written to represent the binary predicate that is true if and only if A+B propagates, one has

$$P(A,B)=A+B$$

Sometimes a slightly different definition of propagate is used. By this definition A + B is said to propagate if the addition will carry whenever there is an input carry, but will not carry if there is no input carry. Due to the way generate and propagate bits are used by the carry-lookahead logic, it doesn't matter which definition is used. In the case of binary addition, this definition is expressed by

$$P'(A,B)=A\oplus B$$
 where $A\oplus B$ is an exclusive or (i.e., an *xor*).

A	В	C_i	C_o	Type of Carry
0	0	0	0	None
0	0	1	0	None
0	1	0	0	None
0	1	1	1	Propagate
1	0	0	0	None
1	0	1	1	Propagate
1	1	0	1	Generate
1	1	1	1	Generate/Propagate

Table showing when carries are propagated or generated.

IMPLEMENTATION

Carry Dependency:

$$C_{i+1} = G_i + (P_i . C_i)$$

$$C_1 = G_0 + P_0.C_0 , \qquad \qquad C_5 = G_4 + P_4.C_4 ,$$

$$C_2 = G_1 + P_1.C_1 , \qquad \qquad C_6 = G_5 + P_5.C_5 ,$$

$$C_3 = G_2 + P_2.C_2 , \qquad \qquad C_7 = G_6 + P_6.C_6 ,$$

$$C_4 = G_3 + P_3.C_3 , \qquad \qquad C_8 = G_7 + P_7.C_7 ,$$

 $C_1 = G_0 + P_0.C_0$

 $C_2 = G_1 + G_0.P_1 + C_0.P_0.P_1$

 $C_3 = G_2 + G_1.P_2 + G_0.P_1.P_2 + P_0.C_0.P_1.P_2$

 $C_4 = G_3 + G_2.P_3 + G_1.P_2.P_3 + G_0.P_1.P_2.P_3 + C_0.P_0.P_1.P_2.P_3$

 $C_5 = G_4 + G_3.P_4 + G_2.P_3.P_4 + G_1.P_2.P_3.P_4 + G_0.P_1.P_2.P_3.P_4 + C_0.P_0.P_1.P_2.P_3.P_4$


 $C_6 = G_5 + G_4.P_5 + G_3.P_4.P_5 + G_2.P_3.P_4.P_5 + G_1.P_2.P_3.P_4.P_5 + G_0.P_1.P_2.P_3.P_4.P_5 + C_0.P_0.P_1.P_2.P_3.P_4.P_5$


 $C_8 = G_7 + G_6.P_7 + G_5.P_6.P_7 + G_4.P_5.P_6.P_7 + G_3.P_4.P_5.P_6.P_7 + G_2.P_3.P_4.P_5.P_6.P_7 + G_1.P_2.P_3.P_4.P_5.P_6.P_7 + G_0.P_1.P_2.P_3.P_4.P_5.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_2.P_3.P_6.P_7 + G_0.P_1.P_3.P_6.P_7 + G_0.P_1.P_3.P_7 +$

Summation Function:


$$S_i = XOR(A_i, B_i, C_i)$$

Citcuit Diagrams:





gen_prop gp1 *



Advantages and Disadvantages of Carry Look-Ahead Adder : Advantages –

- The propagation delay is reduced.
- It provides the fastest addition logic.

Disadvantages -

- The Carry Look-ahead adder circuit gets complicated as the number of variables increase.
- The circuit is costlier as it involves more number of hardware.