

Chapter 5

Computer Architecture

These slides support chapter 5 of the book


The Elements of Computing Systems

(1st and 2nd editions)


By Noam Nisan and Shimon Schocken

MIT Press

Nand to Tetris Roadmap (Part I: Hardware)




Nand to Tetris Roadmap (Part I: Hardware)



Nand to Tetris Roadmap (Part I: Hardware)


Project 5: Integrate the chips built in chapters 1,2,3 into a computer architecture capable of executing programs written in the machine language introduced in project 4



Hack program (example)

```
// Computes R1 = 1 + 2 + 3 + ... + R0
// i = 1
@i
M=1
// sum = 0
@sum
M=0
(LOOP)
// if (i > R0) goto STOP
@i
D=M
@R0
D=D-M
@STOP
D;JGT
...
```

Computer architecture



Typical computer architecture:

- General-purpose
- Stored program concept

The computer that we will build (Hack) will be a variant of this architecture.

Chapter 5: Computer Architecture

- Overview



Computer architecture

- The Hack CPU
- Input / output
- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines

Early computers (17th century)




Blaise Pascal
1623-1662



Pascal's Calculator (*Pascaline*, 1652)

- Add
- Subtract


Side benefit:
Advances in
gears /
mechanical
engineering



Early computers (17th century)




Gottfried Leibniz
1646-1716



Leibniz Calculator (1673)

- Add
- Subtract
- Multiply
- Divide.

Side benefit:
Advances in
gears /
mechanical
engineering




Early computers (19th century)




Major innovation:
Punched cards = software

Jacquard Loom (1804)



Analytic Engine (1837)

Early computers



17th century: Hardware only / single purpose



Programmable!

19th century: Hardware / Software / General purpose

Modern computers



John Von Neumann




John Mauchley



Presper Eckert




John Atanassof



Howard Aiken




Konrad Zuse



Colossus: First programmable,
general-purpose, digital computer, UK, 1945



Tommy Flowers




ENIAC: First programmable,
general-purpose, digital, stored program computer

University of Pennsylvania, 1946,
(Borrowed key ideas from several other
early computers and innovators)

Modern computers



Kathleen McNulty, Jean Jennings, Frances Snyder,
Marlyn Wescoff, Frances Bilas, Ruth Lichterman



ENIAC Women

Invented reusable code,
subroutines, flowcharts,
and many other programming
innovations

Compilation
pioneers
(Mark I)



Grace Hopper



Adele Koss

Modern computers

Same **hardware** can run many different programs (**software**)



Modern computers


Same **hardware** can run many different programs (**software**)

But this was not always well understood:

“If it should turn out that the basic logic of a machine designed for the numerical solution of differential equations coincides with the logic of a machine intended to make bills for department stores, I would regard this as the most amazing coincidence I have ever encountered”

— Howard Aiken, 1956 (Mark 1 computer architect)


Computer architecture



Stored program concept:


Same machine can run different programs

Computer architecture



“The stored program computer, as conceived by Alan Turing and delivered by John von Neumann, broke the distinction between numbers that mean things and numbers that do things. Our universe would never be the same”. (George Dyson)


Computer architecture



Challenges

- Slow access time
- Limited memory space

Computer architecture




Challenges

- Slow access time
- Limited memory space

Solutions

- Cache
- External storage


Computer architecture



Memory hierarchy:




Computer architecture




- Mass storage and cache are nice to have
- The Hack computer will have only CPU and main memory

Computer architecture




How does information flow inside the computer?

Computer architecture



Computer architecture: Recap




- General purpose computer
- A set of inter-connected chips
- Stored program concept
- Framework of most modern computers


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- ➔ Fetch-Execute cycle
- The Hack CPU
- Input / output
- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines


Computer architecture




Fetch an instruction




Fetch an instruction




Execute the instruction




Fetch – execute issues



Two-cycle machine




Single cycle, two-memory machine



- Program and data are stored in two separate physical memories
 - Both memories are accessed simultaneously, in the same cycle
- (Sometimes called "Harvard architecture")

Single cycle, two-memory machine



Advantages

- Simpler architecture
- Faster processing

Disadvantages

- Two memory chips
- Separate address spaces


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle

The Hack CPU


- Input / output
- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines

Hack computer




- Single cycle computer
- Two separate memory units

Hack computer




CPU abstraction



We mention these internal chip-parts (D and A) in the CPU abstraction, since Hack instructions refer to them

CPU abstraction



CPU Abstraction

Executes instructions written in the Hack machine language.

CPU abstraction

A instruction Symbolic: $@xxx$ (xxx is a decimal value ranging from 0 to 32767, or a symbol bound to such a decimal value)

Binary: $0\ vvvvvvvvvvvvvvvvv$ ($vv \dots v = 15\text{-bit value of } xxx$)

C instruction Symbolic: $dest = comp; jump$ ($comp$ is mandatory.
If $dest$ is empty, the $=$ is omitted;
If $jump$ is empty, the $;$ is omitted)

Binary: $111\ accccccddjjj$


Instruction examples:

```
// D = RAM[5] + 1
@5
D=M+1
...
// RAM[3] = D
@3
M=D
...
```

	<i>comp</i>	<i>c</i>	<i>c</i>	<i>c</i>	<i>c</i>	<i>c</i>	<i>c</i>	<i>dest</i>	<i>d</i>	<i>d</i>	<i>d</i>	Effect: store <i>comp</i> in:
0		1	0	1	0	1	0	null	0	0	0	the value is not stored
1		1	1	1	1	1	1	M	0	0	1	RAM[A]
-1		1	1	1	0	1	0	D	0	1	0	D register (reg)
D		0	0	1	1	0	0	DM	0	1	1	RAM[A] and D reg
A	M	1	1	0	0	0	0	A	1	0	0	A reg
!D		0	0	1	1	0	1	AM	1	0	1	A reg and RAM[A]
!A	!M	1	1	0	0	0	1	AD	1	1	0	A reg and D reg
-D		0	0	1	1	1	1	ADM	1	1	1	A reg, D reg, and RAM[A]
-A	-M	1	1	0	0	1	1					
D+1		0	1	1	1	1	1	<i>jump</i>	<i>j</i>	<i>j</i>	<i>j</i>	Effect:
A+1	M+1	1	1	0	1	1	1	null	0	0	0	no jump
D-1		0	0	1	1	1	0	JGT	0	0	1	if <i>comp</i> > 0 jump
A-1	M-1	1	1	0	0	1	0	JEQ	0	1	0	if <i>comp</i> = 0 jump
D+A	D+M	0	0	0	0	1	0	JGE	0	1	1	if <i>comp</i> ≥ 0 jump
D-A	D-M	0	1	0	0	1	1	JLT	1	0	0	if <i>comp</i> < 0 jump
A-D	M-D	0	0	0	1	1	1	JNE	1	0	1	if <i>comp</i> ≠ 0 jump
D&A	D&M	0	0	0	0	0	0	JLE	1	1	0	if <i>comp</i> ≤ 0 jump
D A	D M	0	1	0	1	0	1	JMP	1	1	1	unconditional jump

$a == 0$ $a == 1$

CPU abstraction




Instruction examples:

```
// D = RAM[5] + 1
@5
D=M+1
...
// RAM[3] = D
@3
M=D
...
```


CPU operation


- Executes the instruction
 - If the instruction uses M as input, gets this value from inM
 - If the instruction writes a value to M, puts that output value in outM, puts the register's address in addressM, and asserts the writeM bit
- Figures out the address of the next instruction, and puts it in pc.

CPU implementation




CPU implementation





CPU implementation: Instruction handling




Handling C-instructions

The CPU handles each instruction field (*opcode*, *comp* bits, *dest* bits, and *jump* bits) separately

Each group of bits is used to "tell" a CPU chip-part what to do

Taken together, the chip-parts end up executing the instruction.


CPU implementation: Instruction handling



Handling C-instructions (the *dest* d bits)

Routes the instruction's d-bits to the control (load) bits of the A-register, D-register, and to the writeM bit


Result: Only the enabled destinations get the ALU output



Handling C-instructions (recap)



Executes $dest = comp$



Figures out which instruction to execute next

CPU implementation: Control


Symbolic
syntax:

dest = comp ; jump

Binary
syntax:

1 1 1 a c c c c c c d d d j1 j2 j3

<i>jump</i>	j1	j2	j3	<i>condition</i>
null	0	0	0	no jump
JGT	0	0	1	if (ALU out > 0) jump
JEQ	0	1	0	if (ALU out = 0) jump
JGE	0	1	1	if (ALU out ≥ 0) jump
JLT	1	0	0	if (ALU out < 0) jump
JNE	1	0	1	if (ALU out ≠ 0) jump
JLE	1	1	0	if (ALU out ≤ 0) jump
JMP	1	1	1	Unconditional jump




Jump decision:

$J(j1, j2, j3, zr, ng) = 1$ if *condition* is true,
0 otherwise

J can be computed using gate logic,
And then help compute the address
of the next instruction


CPU implementation: Control



address of next instruction

How to compute it?

CPU implementation: Control




PC (program counter) abstraction:

Outputs the address of the next instruction:

- reset: $PC \leftarrow 0$
- no jump: $PC++$
- jump: if (*condition*) $PC = A$

CPU implementation: Control



PC (program counter) implementation:


if (`reset == 1`) $PC \leftarrow 0$ // **reset**

else

if ($J(\text{jump bits, zr, ng}) == 1$) $PC \leftarrow A \text{ output}$ // **jump**

else $PC++$ // **next instruction**

CPU implementation



Executes the current instruction



Figures out which instruction to execute next.


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU

Input / output

- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines


Hack computer



The Hack computer I/O devices

- ➔ Screen (black and white)
- Keyboard (regular)

Screen




The screen memory map is implemented as an 8K memory chip named Screen

```
/** Memory of 8K 16-bit registers
with a display unit side effect. */

CHIP Screen {
    IN  address[13], in[16], load;
    OUT out[16];
    BUILTIN Screen;
    CLOCKED in, load;
}
```

Hack computer




The Hack computer I/O devices


- Screen (black and white)

➔ Keyboard (regular)


Keyboard



Keyboard



Keyboard



The *keyboard memory map* is implemented as a single 16-bit memory register named Keyboard


```
/** 16-bit register that outputs the character code of the
    currently pressed keyboard key, or 0 if no key is pressed */
CHIP Keyboard {
    OUT
        out[16];
    BUILTIN Keyboard;
}
```

The Hack character set

key	code	key	code	key	code	key	code	key	code
(space)	32	0	48	A	65	a	97	newline	128
!	33	1	49	B	66	b	98	backspace	129
“	34	C	...	c	99	left arrow	130
#	35	9	57	up arrow	131
\$	36			Z	90	z	122	right arrow	132
%	37	:	58					down arrow	133
&	38	;	59	[91	{	123	home	134
‘	39	<	60	/	92		124	end	135
(40	=	61]	93	}	125	Page up	136
)	41	>	62	^	94	~	126	Page down	137
*	42	?	63	_	95			insert	138
+	43	@	64	`	96			delete	139
,	44							esc	140
-	45							f1	141
.	46						
/	47							f12	152

(Subset of Unicode)

Input / output



The Hack computer I/O devices

- ✓ Screen (black and white)
- ✓ Keyboard (regular)

More I/O devices can be added, as needed
Each requiring a memory map, and an interaction contract
Managed jointly by the hardware and the OS.


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output


Memory

- Computer
- Project 5: Chips
- Project 5: Guidelines

Memory



Memory: Implementation



Reading register i :

$\text{address} \leftarrow i$

Probe out


Setting register i to v :

$\text{in} \leftarrow v$

$\text{address} \leftarrow i$

$\text{load} \leftarrow 1$


Memory: Implementation




Memory architecture

- An aggregate of three memory chip-parts: RAM16K, Screen, Keyboard
- Single address space, 0 to 24576
- Maps the address input on the correct address input of the relevant chip-part.

Instruction memory



Instruction memory




Hardware implementation

- Plug-and-play ROM chip, named ROM32K (pre-loaded with a program)

```
/** Read-Only memory (ROM),  
    acting as the Hack computer instruction memory. */  
CHIP ROM32K {  
    IN  address[15];  
    OUT out[16];  
    BUILTIN ROM32K;  
}
```

Instruction memory




Hardware implementation

- Plug-and-play ROM chip, named ROM32K (pre-loaded with a program)

Hardware simulation

- Programs are stored in text files;
- The simulator software features a *load-program* service.

Hack computer architecture



Remaining challenge

Integrate into a single Computer chip

Computer abstraction

Assumption:

The computer is loaded with a program written in the Hack machine language

Computer abstraction:

if ($\text{reset} == 1$), executes the *first* instruction in the stored program

if ($\text{reset} == 0$), executes the *next* instruction in the stored program




reset


To execute a program:

push the button ($\text{reset} \leftarrow 1$),
and release ($\text{reset} \leftarrow 0$)


Computer implementation



Computer implementation



Computer implementation



“Make everything as simple as possible, but no simpler.”

– Albert Einstein


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output
- Memory
- Computer


Project 5: Chips

- Project 5: Guidelines

Hack computer



Hack computer




CPU


```
/** Central Processing unit.
    Executes instructions written in Hack machine language.
CHIP CPU {
    IN
        inM[16],           // Value of M (RAM[A])
        instruction[16],   // Instruction to execute
        reset;              // Signals whether to execute the first instruction
                           // (reset==1) or next instruction (reset == 0)

    OUT
        outM[16]           // Value to write to the selected RAM register
        writeM,             // Write to the RAM?
        addressM[15],       // Address of the selected RAM register
        pc[15];             // Address of the next instruction

    PARTS:
        // Put you code here:
}
```



CPU implementation



Chip parts:

Built in
project 1 and
project 2


{ Mux16
ALU
And, Not, Or, ...

ARegister
DRegister
PC

Built in project 3

ARegister and DRegister
are built-in Register chips

CPU implementation




Implementation

- Route instruction bits to chip-parts
- Compute the address of the next instruction


Tips

- No need for “helper chips”
- Use logic gates and HDL for implementing everything.

Computer



Memory



Memory.hdl


```
/** Complete address space of the computer's data memory,
    including RAM and memory mapped I/O.

    Outputs the value of the memory location specified by address.
    If (load==1), the in value is loaded into the memory location
    specified by address.

    Address space rules:
    Only the upper 16K+8K+1 words of the memory are used.
    Access to address 0 to 16383 results in accessing the RAM;
    Access to address 16384 to 24575 results in accessing
    the Screen memory map;
    Access to address 24576 results in accessing the Keyboard
    memory map.

    */
CHIP Memory {
    IN    address[15], in[16], load;
    OUT   out[16];
    PARTS:
        // Put your code here.
}
```

Memory implementation



```
/** Memory of 16K 16-bit registers */  
CHIP RAM16K {  
    IN  
        address[14], in[16], load;  
    OUT  
        out[16];  
}
```

built in project 3

```
/** Memory of 8K 16-bit registers  
    with a display unit side effect. */  
CHIP Screen {  
    IN  
        address[13], in[16], load;  
    OUT  
        out[16];  
  
    BUILTIN Screen;  
}
```



```
/** 16-bit register with a  
    keyboard input side effect */
```

```
CHIP Keyboard {  
    OUT  
        out[16];  
    BUILTIN Keyboard;  
}
```

Implementation tip:

Use logic gates for mapping the address input on the correct address input of the relevant chip-part.


Instruction memory




ROM32K.hdl

```
/** Read-Only memory (ROM),  
    acting as the Hack computer instruction memory. */  
CHIP ROM32K {  
    IN  address[15];  
    OUT out[16];  
    BUILTIN ROM32K;  
}
```

Computer



Computer implementation




Computer.hdl

```
/** The HACK computer, including CPU, RAM and ROM, loaded with a program.
    When (reset==1), the computer executes the first instruction in the program;
    When (reset==0), the computer executes the next instruction in the program. */
CHIP Computer {
    IN reset;

    PARTS:
        // Put your code here.
}
```

Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output
- Memory
- Computer
- Project 5: Chips

 Project 5: Guidelines

Project 5

Build three chips:

- `Memory.hdl` chip-parts: RAM16K, Screen, Keyboard
- `CPU.hdl` chip-parts: ARgister, DRegister, PC, ALU, ...
- `Computer.hdl` chip-parts: CPU, Memory, ROM32K

(All the chip-parts should be built-in chips, except for Memory and CPU)


Tools

- Text editor
- Hardware simulator

Computer: Testing

Testing logic:

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program



Computer.hdl

```
/** The HACK computer, including CPU, RAM and ROM, loaded with a program.
 * When (reset==1), the computer executes the first instruction in the program;
 * When (reset==0), the computer executes the next instruction in the program. */
CHIP Computer {
    IN reset;

    PARTS:
        // Put your code here.
}
```

Computer: Testing

Testing logic:

- Load `Computer.hdl` into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

- `Add.hack`:
 $\text{RAM}[0] \leftarrow 2 + 3$
- `Max.hack`:
 $\text{RAM}[2] \leftarrow \max(\text{RAM}[0], \text{RAM}[1])$
- `Rect.hack`:
Draws a rectangle of $\text{RAM}[0]$ rows of 16 pixels each.

Computer: Testing

Testing logic:

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

- Add.hack:
RAM[0] \leftarrow 2 + 3
- Max.hack:
RAM[2] $\leftarrow \max(\text{RAM}[0], \text{RAM}[1])$
- Rect.hack:
Draws a rectangle of RAM[0] rows of 16 pixels each.

ComputerMax.tst

```
load Computer.hdl,  
output-file ComputerMax.out,  
compare-to ComputerMax.cmp,  
output-list time reset ARegister[] DRegister[] PC[]  
          RAM16K[0] RAM16K[1] RAM16K[2];  
  
// Load a Hack program (R2 = max(R0,R1))  
ROM32K load Max.hack,  
  
// Test 1: compute max(3,5)  
set RAM16K[0] 3,  
set RAM16K[1] 5,  
output;  
repeat 14 {  
    tick, tock, output;  
}  
  
// reset the PC  
set reset 1,  
tick, tock, output;  
  
// Test 2: compute max(23456,12345)  
set reset 0,  
set RAM16K[0] 23456,  
set RAM16K[1] 12345,  
output;  
repeat 14 {  
    tick, tock, output;  
}
```


Computer: Testing

Testing logic:


- Load `Computer.hdl` into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

- `Add.hack`:
 $\text{RAM}[0] \leftarrow 2 + 3$
- `Max.hack`:
 $\text{RAM}[2] \leftarrow \max(\text{RAM}[0], \text{RAM}[1])$
- `Rect.hack`:
Draws a rectangle of $\text{RAM}[0]$ rows of 16 pixels each.




`Rect.hack` output:



Test script

- `ComputerRect.tst`
- Inspect it, and understand the testing logic.

Nand to Tetris Roadmap (Part I: Hardware)



Nand to Tetris Roadmap (Part I: Hardware)

