

Chapter 5

Computer Architecture

These slides support chapter 5 of the book


The Elements of Computing Systems

(1st and 2nd editions)


By Noam Nisan and Shimon Schocken

MIT Press

Nand to Tetris Roadmap (Part I: Hardware)




Nand to Tetris Roadmap (Part I: Hardware)




Nand to Tetris Roadmap (Part I: Hardware)

<u>Project 5</u>: Integrate the chips built in chapters 1,2,3 into a computer architecture capable of executing programs written in the machine language introduced in project 4



Hack program (example)

```
// Computes R1 = 1 + 2 + 3 + ... + R0
// i = 1
    @i
    M=1
    // sum = 0
    @sum
    M=0
(LOOP)
    // if(i > R0) goto STOP
    @i
    D=M
    @R0
    D=D-M
    @STOP
    D;JGT
    ...
```



Typical computer architecture:

- General-purpose
- Stored program concept

The computer that we will build (Hack) will be a variant of this architecture.

Chapter 5: Computer Architecture

- Overview
- Computer architecture
 - The Hack CPU
 - Input / output
 - Memory
 - Computer
 - Project 5: Chips
 - Project 5: Guidelines

Early computers (17th century)








Blaise Pascal 1623-1662

Pascal's Calculator

(Pascaline, 1652)


- Add
- Subtract

Side benefit: Advances in gears / mechanical engineering



Early computers (17th century)






- Add
- Subtract
- Multiply
- Divide.


Side benefit: Advances in gears / mechanical engineering



Gottfried Leibniz 1646-1716



Early computers (19th century)



Jacquard Loom (1804)

Analytic Engine (1837)

Early computers





17th century: Hardware only / single purpose





Programmable!

19th century: Hardware / Software / General purpose







John Mauchley



Presper Eckert




John Atanassof



Howard Aiken




Konrad Zuse





Tommy Flowers

<u>Collosus: First programmable,</u> general-purpose, digital computer, UK, 1945



ENIAC: First programmable,
general-purpose, digital, stored program computer
University of Pennsylvania, 1946,
(Borrowed key ideas from several other
early computers and innovators)



Kathleen McNulty, Jean Jennings, Frances Snyder, Marlyn Wescoff, Frances Bilas, Ruth Lichterman


Compilation pioneers
(Mark I)



Grace Hopper



Adele Koss



ENIAC Women

Invented reusable code, subroutines, flowcharts, and many other programming innovations

Same hardware can run many different programs (software)




Same hardware can run many different programs (software)

But this was not always well understood:


"If it should turn out that the basic logic of a machine designed for the numerical solution of differential equations conincides with the logic of a machine intended to make bills for department stores, I would regard this as the most amazing coincidence I have ever encountered"

— Howard Aiken, 1956 (Mark 1 computer architect)




Stored program concept:

Same machine can run different programs




"The stored program computer, as conceived by Alan Turing and delivered by John von Neumann, broke the distinction between numbers that mean things and numbers that do things. Our universe would never be the same". (George Dyson)



Challenges

- Slow access time
- Limited memory space




Challenges

- Slow access time
- Limited memory space


Solutions

- Cache
- External storage




Memory hierarchy:


more storage space, slower access time




- Mass storage and cahce are nice to have
- The Hack computer will have only CPU and main memory



How does information flow inside the computer?



Computer architecture: Recap



- General purpose computer
- A set of inter-connected chips
- Stored program concept
- Framework of most modern computers


Chapter 5: Computer Architecture

- Overview
- Computer architecture




Fetch-Execute cycle


- The Hack CPU
- Input / output
- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines




Fetch an instruction



Fetch an instruction




Execute the instruction




- Which ALU operation to execute, *and*
- Which address in memory the instruction should operate on


Fetch – execute issues



Two-cycle machine




Single cycle, two-memory machine



- Program and data are stored in two separate physical memories
- Both memories are accessed simultaneously, in the same cycle (Sometimes called "Harvard architecture")

Single cycle, two-memory machine



Advantages

- Simpler architecture
- Faster processing

Disadvantages

- Two memory chips
- Separate address spaces

Chapter 5: Computer Architecture


- Overview
- Computer architecture
- Fetch-Execute cycle



The Hack CPU


- Input / output
- Memory
- Computer
- Project 5: Chips
- Project 5: Guidelines

Hack computer




- Single cycle computer
- Two separate memory units

Hack computer




CPU abstraction



We mention these internal chip-parts (D and A) in the CPU abstraction, since Hack instructions refer to them

CPU abstraction



CPU Abstraction

Executes instructions written in the Hack machine language.

CPU abstraction

Ainstruction

Symbolic: @xxx

(xxx is a decimal value ranging from 0 to 32767,

or a symbol bound to such a decimal value)

Binary: 0 vvvvvvvvvvvvvv

 $(vv \dots v = 15$ -bit value of xxx)

C instruction

Instruction examples:

// D = RAM[5] + 1

// RAM[3] = D

Symbolic: dest = comp; jump

(comp is mandatory.

If *dest* is empty, the = is omitted; If *jump* is empty, the ; is omitted)

Binary: 111acccccdddjjj

1	0	1	0	1	0
1	1	1	1	1	1
1	1	1	0	1	0
0	0	1	1	0	0
	1 1 1 0	1 0 1 1 1 1 0 0	1 0 1 1 1 1 1 1 1 0 0 1	1 0 1 0 1 1 1 1 1 1 1 0 0 0 1 1	1 0 1 0 1 1 1 1 1 1 1 1 1 0 1 0 0 1 1 0

U			U				
Α	М	1	1	0	0	0	0
!D		0	0	1	1	0	1
!A	!M	1	1	0	0	0	1
_		_	_	-	-	-	-

-D		U	O	_		т	т
-A	- M	1	1	0	0	1	1
D+1		0	1	1	1	1	1
		_		_	_		_

				_			
D-1		0					
A-1	M-1	1	1	0	0	1	0
	- ··	_	_	_	_	_	_

0 1 0 1 0 1

D+A							
D-A	D-M	0	1	0	0	1	1
A-D	M-D	0	0	0	1	1	1

D&M

 $D \mid M$

@3 M=D

@5

D=M+1

 $a == 0 \quad a == 1$

D&A

 $D \mid A$


dest	d	d	d	Effect: store <i>comp</i> in:

null	0	0	0	the value is not stored
М	0	0	1	RAM[A]
D	0	1	0	D register (reg)
DM	0	1	1	RAM[A] and D reg
Α	1	0	0	A reg
AM	1	0	1	A reg and RAM[A]
AD	1	1	0	A reg and D reg
ADM	1	1	1	A reg, D reg, and RAM[A]

Effect: jump

<i>u</i> 1		U	-	
null	0	0	0	no jump
JGT	0	0	1	if $comp > 0$ jump
JEQ	0	1	0	if $comp = 0$ jump
JGE	0	1	1	if $comp \ge 0$ jump
JLT	1	0	0	if <i>comp</i> < 0 jump
JNE	1	0	1	if $comp \neq 0$ jump
JLE	1	1	0	if $comp \le 0$ jump
JMP	1	1	1	unconditional jump

CPU abstraction




Instruction examples:

```
// D = RAM[5] + 1
@5
D=M+1
...
// RAM[3] = D
@3
M=D
...
```


CPU operation


- Executes the instruction
 - If the instruction uses M as input, gets this value from inM
 - If the instruction writes a value to M, puts that output value in outM, puts the register's address in addressM, and asserts the writeM bit
- Figures out the address of the next instruction, and puts it in pc.

CPU implementation



CPU implementation







Handling A-instructions

Routes the instruction's MSB (op-code) to the Mux16 control bit

Result: A-register ← instruction (value)

(Exactly what the A-instruction specifies: "set A to 5")






Handling C-instructions

The CPU handles each instruction field (opcode, comp bits, dest bits, and jump bits) separately

Each group of bits is used to "tell" a CPU chip-part what to do


Taken together, the chip-parts end up executing the instruction.



<u>Handling C-instructions</u> (the *opcode* bit):

Routes the instruction's MSB to the Mux16

Result: Prepares the A register to get the ALU output.




Handling C-instructions (the comp bits)

- Routes the instruction's c-bits to the ALU control bits
- Routes the instruction's a-bit to the Mux16


Result: the ALU computes the specified function

which becomes the ALU output



ALU output:


- Result of ALU calculation
- Fed simultaneously to D-register, A-register, data memory
- All enabled/disabled by control bits



Handling C-instructions (the dest d bits)

Routes the instruction's d-bits to the control (load) bits of the A-register, D-register, and to the writeM bit

Result: Only the enabled destinations get the ALU output



Handling C-instructions (recap)



Executes dest = comp




Figures out which instruction to execute next

Symbolic dest = comp ; jump syntax: **Binary** j1 j2 j3 syntax: jump j1 j2 j3 condition null no jump 1 | if (ALU out > 0) jump JGT \emptyset if (ALU out = 0) jump JEQ out 1 | if (ALU out ≥ 0) jump ALU JGE 0 if (ALU out < 0) jump JLT 1 | if (ALU out \neq 0) jump JNE o if (ALU out ≤ 0) jump JLE if (out == 0) zr = 1, else zr = 0Unconditional jump JMP 1 1 if (out < 0) ng = 1, else ng = 0 zr ng

Jump decision:


J (j1, j2, j3, zr, ng) = 1 if condition is true, 0 otherwise

J can be computed using gate logic, And then help compute the address of the next instruction



address of next instruction

How to compute it?




PC (program counter) abstraction:


address of next instruction

Outputs the address of the next instruction:

- reset: $PC \leftarrow \emptyset$
- <u>no jump:</u> PC++
- $\underline{\text{jump:}}$ if (condition) PC = A



CPU implementation





Executes the current instruction




Figures out which instruction to execute next.

Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output
 - Memory
 - Computer
 - Project 5: Chips
 - Project 5: Guidelines


Hack computer




The Hack computer I/O devices

- Screen (black and white)
 - Keyboard (regular)

Screen




Hack computer




The Hack computer I/O devices

- Screen (black and white)
- Keyboard (regular)


Keyboard



Keyboard



Keyboard




The *keyboard memory map* is implemented as a single 16-bit memory register named Keyboard

```
/** 16-bit register that outputs the character code of the
currently pressed keyboard key, or 0 if no key is pressed */
CHIP Keyboard {
   OUT
    out[16];
   BUILTIN Keyboard;
}
```

The Hack character set

key	code	k	кеу	code	_	key	code	_	key	code		key	code
(space)	32		0	48		Α	65		a	97		newline	128
!	33		1	49		В	66		b	98		backspace	129
"	34			•••		С			С	99		left arrow	130
#	35		9	57		• • •						up arrow	131
\$	36		. [58		Z	90		Z	122		right arrow	132
%	37		:			_		1			1	down arrow	133
&	38		;	59		[91		{	123		home	134
r	39		<	60		/	92			124		end	135
(40		=	61]	93		}	125		Page up	136
)	41		>	62		۸	94		~	126		Page down	137
*	42		?	63		_	95					insert	138
+	43		@	64		`	96					delete	139
,	44											esc	140
-	45											f1	141
	46				(S	ubset	of Un	ico	de)				
/	47											f12	152

Input / output



The Hack computer I/O devices



✓ Keyboard (regular)

More I/O devices can be added, as needed
Each requiring a memory map, and an interaction contract
Managed jointly by the hardware and the OS.


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output




- Computer
- Project 5: Chips
- Project 5: Guidelines


Memory



Memory: Implementation




Memory: Implementation




- An aggregate of three memory chip-parts: RAM16K, Screen, Keyboard
- Single address space, 0 to 24576
- Maps the address input on the correct address input of the relevant chip-part.

Instruction memory



Instruction memory




Hardware implementation

 Plug-and-play ROM chip, named ROM32K
 (pre-loaded with a program)

```
/** Read-Only memory (ROM),
   acting as the Hack computer instruction memory. */
CHIP ROM32K {
    IN address[15];
    OUT out[16];
    BUILTIN ROM32K;
}
```

Instruction memory




Hardware implementation

 Plug-and-play ROM chip, named ROM32K
 (pre-loaded with a program)

Hardware simulation

- Programs are stored in text files;
- The simulator software features a *load-program* service.

Hack computer architecture



Remaining challenge
Integrate into a single Computer chip

Computer abstraction

Assumption:

The computer is loaded with a program written in the Hack machine language

Computer abstraction:

if (reset == 1), executes the *first* instruction in the stored program


if (reset == 0), executes the *next* instruction in the stored program







To execute a program:

push the button (reset ← 1),
and release (reset ← 0)









"Make everything as simple as possible, but no simpler."

-Albert Einstein


Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output
- Memory
- Computer




• Project 5: Guidelines

Hack computer



Hack computer



CPU


```
CPU
                                                            instruction -
/** Central Processing unit.
   Executes instructions written in Hack machine language.
CHIP CPU {
    IN
        inM[16],
                             // Value of M (RAM[A])
        instruction[16], // Instruction to execute
       reset;
                             // Signals whether to execute the first instruction
                             // (reset==1) or next instruction (reset == 0)
     OUT
        outM[16]
                             // Value to write to the selected RAM register
        writeM,
                             // Write to the RAM?
         addressM[15],
                             // Address of the selected RAM register
                             // Address of the next instruction
         pc[15];
     PARTS:
     // Put you code here:
```

outM

writeM


addressM

CPU implementation



Chip parts:

CPU implementation




Implementation

- Route instruction bits to chip-parts
- Compute the address of the next instruction


<u>Tips</u>

- No need for "helper chips"
- Use logic gates and HDL for implementing everything.

Computer




Memory




Memory.hdl

```
/** Complete address space of the computer's data memory,
   including RAM and memory mapped I/O.
   Outputs the value of the memory location specified by address.
   If (load==1), the in value is loaded into the memory location
                 specified by address.
   Address space rules:
   Only the upper 16K+8K+1 words of the memory are used.
   Access to address 0 to 16383 results in accessing the RAM;
   Access to address 16384 to 24575 results in accessing
                    the Screen memory map;
   Access to address 24576 results in accessing the Keyboard
                    memory map.
*/
CHIP Memory {
        address[15], in[16], load;
        out[16];
  OUT
  PARTS:
     // Put your code here.
```


Memory implementation



Instruction memory





ROM32K.hdl



```
/** Read-Only memory (ROM),
    acting as the Hack computer instruction memory. */
CHIP ROM32K {
    IN address[15];
    OUT out[16];
    BUILTIN ROM32K;
}
```

Computer





Computer.hdl

```
/** The HACK computer, including CPU, RAM and ROM, loaded with a program.

When (reset==1), the computer executes the first instruction in the program;

When (reset==0), the computer executes the next instruction in the program. */

CHIP Computer {

IN reset;

PARTS:

// Put your code here.
}
```

Chapter 5: Computer Architecture

- Overview
- Computer architecture
- Fetch-Execute cycle
- The Hack CPU
- Input / output
- Memory
- Computer
- Project 5: Chips



Project 5: Guidelines

Project 5

Build three chips:


- Memory.hdl chip-parts: RAM16K, Screen, Keyboard
- CPU.hdl chip-parts: ARgister, DRegister, PC, ALU, ...
- Computer.hdl chip-parts: CPU, Memory, ROM32K
 (All the chip-parts should be built-in chips, except for Memory and CPU)

Tools

- Text editor
- Hardware simulator

Testing logic:

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program



Computer.hdl

```
/** The HACK computer, including CPU, RAM and ROM, loaded with a program.

* When (reset==1), the computer executes the first instruction in the program;

* When (reset==0), the computer executes the next instruction in the program. */

CHIP Computer {

IN reset;

PARTS:

// Put your code here.
}
```

Testing logic:

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

- Add.hack:
 RAM[0] ← 2 +
 3
- Max.hack:RAM[2] ← max(RAM[0], RAM[1])
- Rect.hack: Draws a rectangle of RAM[0] rows of 16 pixels each.

<u>Testing logic:</u>

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

Add.hack:
 RAM[0] ← 2 +

• Max.hack:

 $RAM[2] \leftarrow max(RAM[0], RAM[1])$

• Rect.hack:
Draws a rectangle of RAM[0] rows
of 16 pixels each.

ComputerMax.tst

```
load Computer.hdl,
output-file ComputerMax.out,
compare-to ComputerMax.cmp,
output-list time reset ARegister[] DRegister[] PC[]
            RAM16K[0] RAM16K[1] RAM16K[2];
// Load a Hack program (R2 = max(R0,R1))
ROM32K load Max.hack,
// Test 1: compute max(3,5)
set RAM16K[0] 3,
set RAM16K[1] 5,
output;
repeat 14 {
    tick, tock, output;
// reset the PC
set reset 1,
tick, tock, output;
// Test 2: compute max(23456,12345)
set reset 0,
set RAM16K[0] 23456,
set RAM16K[1] 12345,
output;
repeat 14 {
    tick, tock, output;
```


<u>Testing logic:</u>

- Load Computer.hdl into the hardware simulator
- Load a Hack program into the ROM32K chip-part
- Run the clock enough cycles to execute the program

Test programs

- Add.hack:
 RAM[0] ← 2 +
 3
- Max.hack:
 RAM[2] ← max(RAM[0], RAM[1])
- Rect.hack: Draws a rectangle of RAM[0] rows of 16 pixels each.


Rect.hack output:



Test script

- ComputerRect.tst
- Inspect it, and understand the testing logic.

Nand to Tetris Roadmap (Part I: Hardware)



Nand to Tetris Roadmap (Part I: Hardware)

