# 5 – STAGE PIPELINED NIOS II SOFT PROCESSOR FOR THE EXECUTION OF ASSEMBLY CODE OF DOT PRODUCT OF 2 VECTORS WITH DATA FORWARDING:

### **MY APPROACH:**

**AVECTOR = 16'h0000** 

N = 19

DOT\_PRODUCT = 18

BVECTOR = 16'h000A LOOP = 5

STOP => pc = 5'h0E

(continuous looping at STOP)

INSTRUCTION	Rd	Rs	Rt	IMMEDIATE DATA , ADDRESS OR OPX	OPCODES
MOVIA R2, <b>AVECTOR</b>	00010	00010	-	00000000000000	000101
MOVIA R3, <b>BVECTOR</b>	00011	00011	-	00000000001001	000101
MOVIA R4, <b>N</b>	00100	00100	-	00000000010011	000101
LDW R4,0(R4)	00100	00100	-	00000000000000	010001
ADD R5,RO,RO	00101	00000	00000	0000011111	111010
<b>LOOP:</b> LDW R6,0(R2)	00110	00010	-	00000000000000	010001
LDW R7, 0(R3)	00111	00011	-	00000000000000	010001
MUL R8, R6, R7	01000	00110	00111	0000011011	111010
ADD R5, R5, R8	00101	00101	01000	0000011111	111010
ADDI R2, R2, 1	00010	00010	-	00000000000001	000100
ADDI R3, R3, 1	00011	00011	-	00000000000001	000100
SUBI R4, R4, 1	00100	00100	-	00000000000001	000111
BGT R4, R0, <b>LOOP</b>	00100	00000	-	00000000000101	010000
STW R5, <b>DOT_PRODUCT</b> (R0)	00101	00000	-	00000000010010	001111
BR <b>STOP</b>	-	-	-	000000000000000000000000000000000000000	000110

ALU OPERATION	BIT SEQUENCE
ADDITION	00 = 0
MOVE	01 = 1
SUBTRACTION	10 = 2
MULTIPLICATION	11 = 3

ALU SOURCE 1	ALU SOURCE 2	BIT SEQUENCE
REGISTER	REGISTER	00 = 0
	IMMEDIATE	01 = 1
	ADDRESS	10 = 2

### **NISHITH SHAH ( SJSU ID:011478948)**

### **VERILOG CODE:**

### **DESIGN FILE:**

module nios\_ii(loc,alu\_output,clk);

### //IN-OUT DECLARATION

output loc, alu\_output;

input clk;

### //IN-OUT TYPE DECLARATION

reg[31:0] loc, alu\_output;

wire clk;

### //MEMORY DECLARATION (INSTRUCTION MEMORY, REGISTER BANK, DATA MEMORY)

reg[31:0] insmem\_48[0:14],

regmem\_48[0:31],

datamem\_48[0:31];

reg[1:0] exit;

### //INTERMEDIATE REGISTERS

```
reg[4:0] pc_48;
```

reg[31:0] Inst\_F\_48, Inst\_D\_48;

reg[5:0] opcode\_D\_48;

reg[10:0] opx\_D\_48;

reg[15:0] imm\_D\_48;

reg[31:0] Imm\_SignExt\_D\_48;

reg[4:0] Rd D 48;

reg[31:0] Des\_addr\_D\_48;

reg[4:0] Rs\_D\_48;

reg[31:0] Alu\_ip1\_D\_48;

reg[4:0] Rt\_D\_48;

reg[31:0] Alu\_ip2\_D\_48;

reg[2:0] Alu\_opx\_D\_48;

reg[1:0] Alu\_src2\_D\_48;

reg Reg\_wr\_D\_48, Mem\_wr\_D\_48;

reg fwd reg D 48;

reg[1:0] Br\_D\_48;

reg[5:0] opcode E 48;

reg[10:0] opx\_E\_48;

reg[31:0] Des\_addr\_E\_48;

reg[1:0] Br\_E\_48;

reg[2:0] Alu\_opx\_E\_48;

reg[1:0] Alu\_src2\_E\_48, Br\_En\_E\_48;

reg Reg\_wr\_E\_48, Mem\_wr\_E\_48;

reg[4:0] Rd\_E\_48,Rs\_E\_48, Rt\_E\_48;

reg[31:0] Alu\_ip1\_E\_48;

reg[31:0] Alu\_ip2\_E\_48;

reg[31:0] Alu\_src1\_48,

Alu\_src2\_48;

reg[15:0] imm\_E\_48;

reg[31:0] Imm\_SignExt\_E\_48, Alu\_output\_E\_48;

reg fwd\_req\_E\_48;

```
DATE:1ST DEC'16
NISHITH SHAH (SJSU ID:011478948)
      reg[5:0]
                    opcode M 48;
                    Reg_wr_M_48, Mem_wr_M_48;
      reg
      reg[31:0]
                    Des addr M 48;
      reg[4:0]
                    Rd M 48, Rs M 48, Rt M 48;
      reg[1:0]
                    Br_En_M_48;
                    Alu_output_M_48, Alu_output_M1_48;
      reg[31:0]
                    fwd reg M 48;
      reg
      reg[31:0]
                    Alu output W 48;
      reg[5:0]
                    opcode_W_48;
      reg[4:0]
                    Rd_W_48, Rs_W_48;
                    Reg wr W 48, Mem wr W 48, fwd reg W 48;
      reg
initial
      begin
      //INITIALIZE ALL VARIABLES
      pc 48=0; Inst F 48=0; exit=0;
      Inst_D_48=0;opcode_D_48=0;opx_D_48=0;imm_D_48=0;Imm_SignExt_D_48=0;Des_addr_D_48=0;
      Rd D 48=0;Alu ip1 D 48=0;Rs D 48=0;Alu ip2 D 48=0;Rt D 48=0;Alu opx D 48=0;Alu src2 D 48=0;
      Alu src1 48=0;Alu src2 48=0;Reg wr D 48=0;Mem wr D 48=0;Br D 48=0;fwd req D 48=0;
      opcode_E_48=0;Des_addr_E_48=0;Br_E_48=0;Alu_opx_E_48=0;Alu_src2_E_48=0;Br_En_E_48=0;
      Reg wr E 48=0;Mem wr E 48=0;Rd E 48=0;Rs E 48=0;Rt E 48=0;Alu ip1 E 48=0;Alu ip2 E 48=0;
      imm E 48=0;Imm SignExt E 48=0;Alu output E 48=0;fwd req E 48=0;opx E 48=0;
      opcode M 48=0;Reg wr M 48=0;Mem wr M 48=0;Rd M 48=0;Rs M 48=0;Rt M 48=0;
      Des_addr_M_48=0;Br_En_M_48=0;fwd_req_M_48=0;Alu_output_M_48=0;Alu_output_M1_48=0;
      Alu output W 48=0;opcode W 48=0;Rd W 48=0;Rs W 48=0;Reg wr W 48=0;Mem wr W 48=0;
      fwd_req_W_48=0;
//PROGRAM COUNTER (INITIALLY ZERO TO POINT AT FIRST LINE OF CODE)
      pc 48 = 5'h00;
//INSTRUCTION MEMORY (WILL CONTAIN THE WHOLE PROGRAM IN ORDER OF EXECUTION)
      insmem 48[0] = 32'h10800005; //MOVIA R2,AVECTOR
      insmem_48[1] = 32'h18C00245; //MOVIA R3,BVECTOR
      insmem 48[2] = 32'h210004C5; //MOVIA R4,N
      insmem_48[3] = 32'h21000011; //LDW R4,0(R4)
      insmem 48[4] = 32'h280007FA; //ADD R5,R0,R0
      insmem 48[5] = 32'h30800011; //LDW R6,0(R2)
      insmem_48[6] = 32'h38C00011; //LDW R7,0(R3)
      insmem 48[7] = 32'h418E06FA; //MUL R8,R6,R7
      insmem_48[8] = 32'h295007FA; //ADD R5,R5,R8
      insmem 48[9] = 32'h10800044; //ADDI R2,R2,1
      insmem 48[10] = 32'h18C00044; //ADDI R3,R3,1
      insmem 48[11] = 32'h21000047; //SUBI R4,R4,1
      insmem 48[12] = 32'h20000150; //BGT R4,R0,LOOP
      insmem 48[13] = 32'h2800048F; //STW R5,DOT PRODUCT(R0)
      insmem_48[14] = 32'h00000006; //BR STOP
//REGISTER MEMORY (WILL CONTAIN THE INTERMEDIATE DATA'S THAT NEED TO BE TEMPORARILY STORED)
      regmem_48[0] = 32'h00000000;
```

regmem 48[1] = 32'h00000000;

```
DATE:1ST DEC'16
NISHITH SHAH (SJSU ID:011478948)
       regmem_48[2] = 32'h00000000;
       regmem_48[3] = 32'h00000000;
       regmem 48[4] = 32'h00000000;
       regmem 48[5] = 32'h00000000;
       regmem_48[6] = 32'h00000000;
       regmem_48[7] = 32'h00000000;
       regmem 48[8] = 32'h00000000;
       regmem_48[9] = 32'h00000000;
       regmem_48[10] = 32'h00000000;
       regmem_48[11] = 32'h00000000;
       regmem_48[12] = 32'h00000000;
       regmem 48[13] = 32'h00000000;
       regmem 48[14] = 32'h00000000;
       regmem_48[15] = 32'h00000000;
       //DATA MEMORY
       datamem 48[0] = 32'h00000000;
                                          //0
                                                 A vector
       datamem_48[1] = 32'h00000001;
                                          //1
                                          //1
       datamem_48[2] = 32'h00000001;
       datamem 48[3] = 32'h00000004;
                                          //4
       datamem 48[4] = 32'h00000007;
                                          //7
       datamem 48[5] = 32'h00000008;
                                          //8
       datamem_48[6] = 32'h00000009;
                                          //9
       datamem_48[7] = 32'h00000004;
                                          //4
       datamem 48[8] = 32'h00000008;
                                          //8
                                          //0
       datamem_48[9] = 32'h00000000;
                                                 B vector
       datamem_48[10] = 32'h00000002;
                                          //2
       datamem_48[11] = 32'h00000002;
                                          //2
       datamem_48[12] = 32'h00000009;
                                          //9
       datamem_48[13] = 32'h00000005;
                                          //5
       datamem_48[14] = 32'h00000007;
                                          //7
       datamem_48[15] = 32'h00000008;
                                          //8
       datamem 48[16] = 32'h00000009;
                                          //9
       datamem 48[17] = 32'h00000006;
                                          //6
       //ANSWER STORAGE
       datamem 48[18] = 32'h00000000;
       //LOCATION OF N
       datamem_48[19] = 32'h00000009;
       end
                              ------FETCH STAGE-----
//----
always@(pc_48)
       begin
              Inst_F_48 = insmem_48[pc_48];
       end
always@(posedge clk)
       begin
              Inst D 48 <= Inst F 48;
              if(Br_En_E_48 == 2'b00 && pc_48 == 5'h0c)
                                                        //CONDITIONAL BRANCH "BGT R4,R0,LOOP"
              begin
                     pc_48 <= pc_48;
                     exit = 0;
```

```
end
              else if(Br_En_E_48 == 2'b11 && pc_48 == 5'h0c)//CONDITIONAL BRANCH "BGT R4,R0,LOOP"
              begin
                     pc 48 <= 5;
                     exit = 0;
              end
              else if(Br En E 48 == 2'b10 && pc 48 == 5'h0e) //UNCONDITIONAL BRANCH "BR STOP"
              begin
                     pc_48 <= pc_48 - 1;
                     exit = 0;
              end
              else if(opcode D 48 == 6'h011 && pc 48 == 5'h06 && exit < 2)
              begin
                     pc_48 <= pc_48;
                     exit <= exit + 1;
              end
              else
              begin
                                                          //NO BRANCHING
                     pc_48 <= pc_48 + 1;
                     exit = 0;
              end
       end
//-----
                             -----DECODE STAGE-----
always@(Inst_D_48)
       begin
              opcode D 48 = Inst D 48[5:0];
              Rd_D_48 = Inst_D_48[31:27];
              Rs_D_48 = Inst_D_48[26:22];
              Alu_ip1_D_48 = regmem_48[Rs_D_48];
                                                         //VALUE OF SOURCE REGISTER
              Des_addr_D_48 = regmem_48[Rd_D_48];
                                                         //VALUE OF DESTINATION REGISTER
              if(pc_48 > 1)
                     begin
                             if(Rs_D_48 == Rd_E_48 || Rt_D_48 == Rd_E_48)
                                    fwd_req_D_48 = 1;
                             else
                                    fwd_{req_D_48} = 0;
                     end
              case(opcode_D_48)
              //I - TYPE INSTRUCTION FILTERING
              6'h04:
                                                  //ADDI
              begin
                     imm_D_48 = Inst_D_48[21:6];
                     Alu_opx_D_48 = 3'b000;
                                                 //ADD
                     Reg wr D 48 = 1'b1;
                                                 //ANSWER IS NEEDED TO BE STORED IN A REGISTER "Rd_48"
                     Mem_wr_D_48 = 1'b0;
                     Br D 48 = 2'b00;
                                                //NOT A BRANCHING INSTRUCTION
                     Alu_src2_D_48 = 2'b01;
                                                //ALU SOURCE 2 IS AN IMMEDIATE VALUE
                     //SIGN EXTENSION OPERATION
                     if(imm_D_48[15] == 1'b1)
                             Imm\_SignExt\_D\_48 = \{16'hffff,imm\_D\_48\};
                     else
                             Imm_SignExt_D_48 = \{16'h0000,imm_D_48\};
```

end

```
6'h05:
                                    //MOVIA
begin
       imm_D_48 = Inst_D_48[21:6];
       Alu_opx_D_48 = 3'b100;
                                    //MOV
       Reg wr D 48 = 1'b1;
                                   //ANSWER NEEDS TO BE WRITTEN IN A REGISTER "Rd 48"
       Mem wr D 48 = 1'b0;
       Br_D_48 = 2'b00;
                                    //NOT A BRANCHING INSTRUCTION
       Alu_src2_D_48 = 2'b01;
                                   //ALU SOURCE 2 IS AN IMMEDIATE VALUE
       //SIGN EXTENSION OPERATION
       if(imm D 48[15] == 1'b1)
              Imm\_SignExt\_D\_48 = \{16'hffff,imm\_D\_48\};
       else
              Imm SignExt D 48 = \{16'h0000,imm D 48\};
       end
6'h07:
                                    //SUBI
       begin
              imm_D_48 = Inst_D_48[21:6];
              Alu opx D 48 = 3'b010;//SUBTRACT
              Reg_wr_D_48 = 1'b1; //ANSWER NEEDS TO BE WRITTEN IN A REGISTER "Rd_48"
              Mem_wr_D_48 = 1'b0;
              Br D 48 = 2'b00;
                                   //NOT A BRANCHING INSTRUCTION
              Alu src2 D 48 = 2'b01; //ALU SOURCE 2 IS AN IMMEDIATE DATA
              //SIGN EXTENSION OPERATION
              if(imm_D_48[15] == 1'b1)
                     Imm_SignExt_D_48 = {16'hffff,imm_D_48};
              else
                     Imm_SignExt_D_48 = \{16'h0000,imm_D_48\};
       end
6'h0F:
                                    //STW
       begin
              imm_D_48 = Inst_D_48[21:6];
              Alu opx D 48 = 3'b000; //ADD
              Reg_wr_D_48 = 1'b0;
              Mem_wr_D_48 = 1'b1; //ANSWER NEEDS TO BE WRITTEN IN A MEMORY LOCATION
              Br D_48 = 2'b00;
                                   //NOT A BRANCHING INSTRUCTION
              Alu src2 D 48 = 2'b01; //ALU SOURCE 2 IS AN IMMEDIATE DATA
              //SIGN EXTENSION OPERATION
              if(imm_D_48[15] == 1'b1)
                     Imm_SignExt_D_48 = \{16'hffff,imm_D_48\};
              else
                     Imm_SignExt_D_48 = \{16'h0000, imm_D_48\};
       end
6'h11:
                                    //LDW
       begin
              imm_D_48 = Inst_D_48[21:6];
              Alu_opx_D_48 = 3'b000;//ADD
              Reg_wr_D_48 = 1'b1;
              Mem_wr_D_48 = 1'b0;
```

```
DATE:1ST DEC'16
NISHITH SHAH (SJSU ID:011478948)
                             Br D 48 = 2'b00;
                                                  //NOT A BRANCHING INSTRUCTION
                             Alu src2 D 48 = 2'b01; //ALU SOURCE 2 IS AN IMMEDIATE DATA
                             //SIGN EXTENSION OPERATION
                             if(imm_D_48[15] == 1'b1)
                                    Imm\_SignExt\_D\_48 = \{16'hffff,imm\_D\_48\};
                             else
                                    Imm_SignExt_D_48 = \{16'h0000,imm_D_48\};
                     end
       //R - TYPE INSTRUCTION FILTERING
              6'h3A:
                                                                        //ALL R-TYPE INSTRUCTIONS
              begin
                     opx_D_48 = Inst_D_48[16:6];
                     Rt D 48 = Inst D 48[21:17];
                     Alu_ip2_D_48 = regmem_48[Rt_D_48];
                     Br_D_48 = 2'b00;
                                                          //NOT A BRANCHING INSTRUCTION
                     Alu_src2_D_48 = 2'b00;
                                                          //ALU SOURCE IS A REGISTER "Rt_48"
                     Reg_wr_D_48 = 1'b1;
                                                          //ANSWER NEEDS TO BE WRITTEN IN A REGISTER
                     Mem_wr_D_48 = 1'b0;
                     if(opx D 48 == 11'h01b)
                                                          //MUL
                             begin
                                                                 //MULTIPLY
                                    Alu_opx_D_48 = 3'b011;
                                    //fwd_req_D_48 = 1'b1;
                             end
                     else if(opx_D_48 == 11'h01f && pc_48 == 6'h09)//ADD
                             begin
                                                                 //ADDITION
                                    Alu_opx_D_48 = 3'b000;
                                    fwd_req_D_48 = 1'b1;
                             end
                                                                 //ADD
                     else
                             begin
                                                                 //ADDITION
                                    Alu_opx_D_48 = 3'b000;
                             end
              end
       //J - TYPE INSTRUCTION FILTERING
              6'h10:
                                                                 //BGT
                     begin
                             imm_D_48 = Inst_D_48[31:6];
                             Imm SignExt D 48 = \{16'h0000,imm D 48\};
                             Alu_opx_D_48 = 3'b001;
                                                                //COMPARE
                             Reg_wr_D_48 = 1'b0;
                             Mem_wr_D_48 = 1'b0;
                             Br_D_48 = 2'b11;
                                                                 //ENABLE BRANCH SELECT BIT
                             Alu src2 D 48 = 2'b00;
                                                                 //ALU SOURCE 2 IS A REGISTER
                     end
              6'h06:
                                                                 //BR
                     begin
                                                                 //COMPARE
                             Alu_opx_D_48 = 3'b001;
                             Imm_SignExt_D_48 = 32'h00000000;
                             Reg_wr_D_48 = 1'b0;
                             Mem_wr_D_48 = 1'b0;
                             Br_D_48 = 2'b10;
                                                                 //ENABLE BRANCH SELECT BIT
```

 $Alu_src2_D_48 = 2'b01;$ 

**//ALU SOURCE 2 IS A IMMEDIATE DATA** 

```
DATE:1<sup>ST</sup> DEC'16
NISHITH SHAH (SJSU ID:011478948)
                     end
              endcase
       end
always@(posedge clk)
       begin
       //DECODE STAGE
              fwd reg E 48 <= fwd reg D 48;
              Des addr E 48 <= Des addr D 48;
              opcode E 48 <= opcode D 48;
              opx_E_48 <= opx_D_48;
              Rd E 48 <= Rd D 48;
              Rs E 48 <= Rs D 48;
              Rt E 48 <= Rt D 48;
              Alu ip1 E 48 <= Alu ip1 D 48;
                                                         //SOURCE REGISTER VALUE
              Alu_ip2_E_48 <= Alu_ip2_D_48;
                                                         //TARGET REGISTER VALUE
              Imm SignExt E 48 <= Imm SignExt D 48;
              Alu opx E 48 <= Alu opx D 48;
              Reg_wr_E_48 <= Reg_wr_D_48;
              Mem_wr_E_48 <= Mem_wr_D_48;
              Br E 48 <= Br D 48;
                                                         //BRANCH SELECT BIT
              Alu src2 E 48 <= Alu src2 D 48; //ALU source 2 selection bits (Rt or Immediate data)
       end
                               -----EXECUTE STAGE-----
always@(Rs_E_48,Rd_E_48,Rt_E_48,Alu_ip1_E_48,Alu_ip2_E_48,Imm_SignExt_E_48,Reg_wr_E_48,
       Mem wr E 48,Br E 48,Alu src2 E 48,Alu opx E 48,fwd req E 48,Des addr E 48,opcode E 48,
       opx E 48)
       begin
              if(fwd_req_E_48 == 0)
              begin
                     Alu src1 48 = Alu ip1 E 48;
                                                         //ALU SOURCE 1 IS ALWAYS THE SOURCE REGISTER
                     if(Alu src2 E 48 == 2'b00)
                                                         //ALU SOURCE 2 IS Rt 48 FOR R-TYPE INSTRUCTION
                            Alu_src2_48 = Alu_ip2_E_48;
                     else if (Alu_src2_E_48 == 2'b01) //ALU SOURCE 2 IS IMM DATA FOR I-TYPE INSTRUCTION
                     Alu src2 48 = Imm SignExt E 48;
              end
       else
                                                         //FORWARDING
       begin
              if(opx E 48 == 11'h01b)
                                                         //MULTIPLY
              begin
                     Alu src1 48 = Alu ip1 E 48;
                     Alu_src2_48 = Alu_ip2_E_48;
              end
              else if(opx_E_48 == 11'h01f)
                                                         //ADD
              begin
                     Alu src2 48 = Alu output M1 48;
                     Alu_src1_48 = Alu_ip1_E_48; //ALU SOURCE 2 IS Rt_48 FOR R-TYPE INSTRUCTION
              end
              else
              begin
                     Alu src1 48 = Alu output M1 48;
                     if(Alu src2 E 48 == 2'b00)
                                                  //ALU SOURCE 2 IS Rt 48 FOR R-TYPE INSTRUCTION
                            Alu src2 48 = Alu ip2 E 48;
                     else if (Alu src2 E 48 == 2'b01) //ALU SOURCE 2 IS IMM DATA FOR I-TYPE INSTRUCTION
```

Alu\_src2\_48 = Imm\_SignExt\_E\_48;

end


end

```
case(Alu_opx_E_48)
              3'b000:
                                                         //ADD
              begin
                     //CALCULATE THE SUM OR CALCULATE THE MEMORY ADDRESS
                     Alu_output_E_48 = Alu_src1_48 + Alu_src2_48;
                     Br En E 48=2'b00;
                     //DISABLE BRANCH
              end
              3'b001:
                                                         //COMPARE
              begin
                     Alu src1 48 = Des addr E 48;
                     Alu_src2_48 = Alu_ip1_E_48;
                     Alu_output_E_48 = Alu_ip1_E_48;
                     if(Alu src1 48 > Alu src2 48)
                                                         //BRANCH ENABLE IF R4 GREATER THAN R0
                            Br_En_E_48 = 2'b11;
                     else
                            Br_En_E_48 = 2'b00;
                                                         //DISABLE BRANCH
              end
              3'b010:
                                                         //SUBTRACT
              begin
                     Alu_output_E_48 = Alu_src1_48-Alu_src2_48;
                     Br En E 48 = 2'b00;
                                                         //DISABLE BRANCH
              end
              3'b011:
                                                         //MULTIPLY
              begin
                     Alu_output_E_48 = Alu_src1_48*Alu_src2_48;
                     Br_En_E_48 = 2'b00;
                                                         //DISABLE BRANCH
              end
              3'b100:
                                                         //MOVE
              begin
                     Alu_output_E_48 = Alu_src2_48;
                     Br_En_E_48 = 2'b00;
                                                         //DISABLE BRANCH
              end
       endcase
end
always@(posedge clk)
       begin
              Des_addr_M_48<=Des_addr_E_48;
              Rd_M_48<=Rd_E_48;
              opcode_M_48<=opcode_E_48;
              Alu output M 48<=Alu output E 48;
              Reg_wr_M_48<=Reg_wr_E_48;
              Mem_wr_M_48<=Mem_wr_E_48;
              fwd_req_M_48 <= fwd_req_E_48;</pre>
       end
```

```
//-----/
always@(Alu output M 48,Reg wr M 48,Mem wr M 48,Rd M 48,opcode M 48)
     begin
           if(Mem_wr_M_48==1'b1)
           begin
                if(Reg wr M 48==1'b0&&opcode M 48==6'h0F) //STORE DATA IN MEMORY
                      datamem_48[Alu_output_M_48] = Des_addr_M_48;
           end
           else if(Mem_wr_M_48==1'b0 && opcode_M_48==6'h11) //LOAD DATA IN REGISTER
                Alu_output_M1_48 = datamem_48[Alu_output_M_48];
           else
                Alu output M1 48 = Alu output M 48;
     end
always@(posedge clk)
     begin
     //MEMORY READ STAGE
           Rd_W_48 <= Rd_M_48;
           Alu output W 48 <= Alu output M1 48;
           Reg wr W 48 <= Reg wr M 48;
           Mem wr W 48 <= Mem wr M 48;
           opcode W 48 <= opcode M 48;
           fwd_req_W_48 <= fwd_req_M_48;
     end
//-----//
always@(Alu_output_W_48,Rd_W_48,Mem_wr_W_48,Reg_wr_W_48)
     begin
           if(Reg wr W 48 == 1'b1)
                regmem_48[Rd_W_48] = Alu_output_W_48;
           end
endmodule
```

## **OUTPUT:**


# DATA FORWARDING BETWEEN MOVIA R4,N & LDW R4,0(R4):




Here, ALU output of the 3<sup>rd</sup> instruction is the location from which data is to be read by the next instruction. Instead of waiting for the values to be written in Rd, the ALU output of 3<sup>rd</sup> instruction was forwarded to the ALU input of the 4<sup>th</sup> instruction.

NISHITH SHAH ( SJSU ID:011478948) FINAL OUTPUT:


DATE:1<sup>ST</sup> DEC'16




### INSTRUCTION MEMORY:



### **REGISTER MEMORY:**



### **DATA MEMORY:**



# **RESULT:**

Final answer ( $11F_{16}$  or  $287_{10}$ ) is stored at datamem\_48[32'H12 or 18] in data memory.

# **CONCLUSION:**

Without forwarding of data the same program took 250 clock cycle with the clock duration of 10 ps/clock.

After using data forwarding technique this program took only 122 clock cycle with the clock duration of 10 ps/clock to complete the same task.