

EC 311: PROJECT

TOPIC 5: DIGITAL CLOCK

Group Members: Matthew Johnston, Nishtha Ladi

X X

X

INTRODUCTION

Implemented of a **24-hour digital clock** (HH:MM:SS) displayed on the FPGA 7-segment display.

Extra Credit: A switch that moves from 24-hour clock display to 12-hour clock display.



INPUTS

- 1. 1 Hz clock (**clk**)
- 2. Reset (rst to 00:00:00) button
- 3. **clock_select** (switch 24->12 or 12->24)









OUTPUTS


Cathode (7 bits) for FPGA
7-segment display












CONCEPTS USED

- 1. Clk_divider
- 2. Combinational logic
- 3. Sequential logic
- 4. BCD, binary, decimal
- 5. Decoder



IMPLEMENTATION STEPS



UNIQUE IMPLEMENTATIONS



conversion

Instantiating both 12-hour and 24-hour clocks in a top conversion module



×

X X

AM/PM for 12-hour

Including an indicator for AM(0) and PM(1) for the 12-hour clock

CHALLENGES



Ø1

clk_divider

100MHz (default) and 25MHz (FSM) clock

02

FPGA

Implementing the 7-segment display

Ø3

conversion

Converting between 24-hour and 12-hour clocks



