

The background features abstract geometric shapes in shades of green and blue. A red plus sign is located to the left of the title. Green 'x' marks are scattered in the top-left and bottom-right corners. A red circle is in the bottom-right corner.

# EC 311: PROJECT

## TOPIC 5: DIGITAL CLOCK

Group Members: Matthew Johnston, Nishtha Ladi

# INTRODUCTION

Implemented of a **24-hour digital clock** (HH:MM:SS) displayed on the FPGA 7-segment display.

Extra Credit: A switch that moves from 24-hour clock display **to 12-hour clock display**.



+

# INPUTS

1. 1 Hz clock (**clk**)
2. Reset (**rst** to 00:00:00) button
3. **clock\_select** (switch 24->12 or 12->24)



x x  
x x



# OUTPUTS

1. Cathode (7 bits) for FPGA  
**7-segment display**






# STATE DIAGRAM

24-hour  
clock

Hours


Mins

Secs




# STATE DIAGRAM

24-hour  
clock




# STATE DIAGRAM



# CONCEPTS USED

1. Clk\_divider
2. Combinational logic
3. Sequential logic
4. BCD, binary, decimal
5. Decoder





# IMPLEMENTATION STEPS

01



**clk\_divider**

Using appropriate  
parameter toggle\_values

02



**counter logic +  
reset logic**

Incrementing HH:MM:SS  
and resetting to 00:00:00

03



**conversion  
logic**

24-hour to 12-hour switch  
+ AM/PM addition

04



**7-segment  
display logic**

anode + cathode

# UNIQUE IMPLEMENTATIONS

01

## conversion

Instantiating both 12-hour and 24-hour clocks in a top conversion module

02

## AM/PM for 12-hour

Including an indicator for AM(0) and PM(1) for the 12-hour clock



# CHALLENGES

01

**clk\_divider**

100MHz (default) and  
25MHz (FSM) clock

02


**FPGA**

Implementing the  
7-segment display

03

**conversion**

Converting between  
24-hour and 12-hour  
clocks





**THANK YOU!**