Crystal Kyber implementation using High Level Synthesis

by Pakin Panawattanakul

7/6/2025

Recap our group

Before this presentation selecting and understanding Post Quantum Cryptography

- Ninny: Hash algorithm
- Tony: module learning with errors/ polynomial ring
- Previous presentation: Kyber PKE & Kyber KEM algorithms

Researching & understanding theory → Start to find implementations methods

Literature reviews

7th Workshop on Communication Networks and Power Systems (WCNPS 2022)

Quantum-resistant Cryptography in FPGA

Renata C. Policarpo (D*, Alexandre S. Nery (D*), Robson de O. Albuquerque (D*)

Professional Post-Graduate Program in Electrical Engineering,

Department of Electrical Engineering*, University of Brasília, Brasília 70910-900

Email: renata.policarpo@aluno.unb.br; alexandre.nery@redes.unb.br; robson@redes.unb.br

MAIN OBJECTIVE

<u>Article</u>

- To design and implement FPGA co-processor for Crystals Kyber using High Level Synthesis tools.
- Focusing on optimizing polynomial multiplications


This presentations

- Review implement Kyber KEM on FPGAs
 - o Hardware?
 - o which part of algorithms?
 - o Method?
- Compare with our project plans

	Compiler	High Level Synthesis tools (HLS)
input	High-level code (e.g., C/C++).	High-level code (e.g., C/C++).
transformation	Translates to machine code for a CPU.	Translates to Hardware Description Language (HDL) for FPGAs/ASICs.
output	Executable software	Custom hardware design (RTL).
core purpose	Create software that <i>runs</i> on hardware	Create the hardware itself

FPGA Board: XC7Z020-1CLG400C

- Programmable logic equivalent to Artix-7 FPGA (FPGA chip)
- o CPU: Arm cortex A9
- communication modules
 - ethernet, USB, SDIO
 - ps7-axi-periph, axi_mem_intercon (IP core)
- Memory
 - 512 MB DRAM (552 MHz)
 - 16 MB flash memory







Figure 2: Kyber Architecture and Interface

https://digilent.com/shop/pynq-z1-python-productivity-for-zynq-7000-arm-fpga-soc/

Our FPGA board: Arty S7

- Only **FPGA chip**: Artix-7
- No onboard CPU → Use FPGA as coprocessor and connect to PC/Laptop via UART
- Memory
 - 256 MB DRAM (325 MHz)
 - 128 Mbits flash memory



- I. Polynomial Multiplication
- 2. Barett reduction

(coefficient reduction)

```
20 //copy data into the accelerator
21 for (i = 0 ; i < KYBER_K_hls ; i++) {
     for (j = 0 ; j < KYBER_N_hls ; j++) {
22
23
    #pragma HLS PIPELINE
    a_hls.vec[i].coeffs[j] = a->vec[i].coeffs[j];
    b_hls.vec[i].coeffs[j] = b->vec[i].coeffs[j];
26
27 }
28
29 /****** polynomial multiplication ********/
31 poly_basemul_montgomery_hls(&r_hls, &a_hls.vec[0],
       &b_hls.vec[0]);
32
33 for(i=1;i<KYBER_K_hls;i++) {</pre>
     poly_basemul_montgomery_hls(&t, &a_hls.vec[i],
34
          &b_hls.vec[i]);
     poly_add_hls(&r_hls, &r_hls, &t);
35
36 }
38 //Barrett reduction
39 poly_reduce_hls(&r_hls);
```

• Polynomial ring:
$$R_q = \mathbb{Z}_q[x]/(x^n + 1)$$

- q, n
- Coefficient in $\mathbb{Z}_q \in \{0,1,2,\ldots,q-1\}$

 $= 10 + 2x + 7x^2 + 8x^3$

- Degree = $n-1 \rightarrow a_0 + a_1 x + \dots + a_{n-1} x^{n-1}$
- After multiplying apply modular reduction $/(x^n + 1)$

e.g.
$$q = 17$$
, $n = 4$

$$f(x) = 2 + 16x + 3x^{2} + 5x^{3}$$

$$g(x) = 9 + x + 14x^{3}$$

$$f(x)g(x) = 18 + 146x + 43x^{2} + 76x^{3} + 229x^{4} + 42x^{5} + 70x^{6}$$

Polynomial multiplication

Barrett reduction

coef. mod q
=
$$1 + 10x + 9x^2 + 8x^3 + 8x^4 + 8x^5 + 2x^6$$

modular reduction $/(x^n + 1)$

K = 3 for Kyber-768

Official Kyber reference code written in C

```
void polyvec_basemul_acc_montgomery(poly *r, const polyvec *a, const polyvec *b)
265
266
267
          unsigned int i;
268
          poly tmp;
269
          poly_basemul_montgomery(r,&a->vec[0],&b->vec[0]);
270
          for(i=1;i<KYBER_K;i++) {</pre>
271
            poly_basemul_montgomery(&tmp,&a->vec[i],&b->vec[i]);
272
273
            poly_add(r,r,&tmp);
274
275
```

```
286     void polyvec_reduce(polyvec *r)
287     {
288         unsigned int i;
289         for(i=0;i<KYBER_K;i++)
290         poly_reduce(&r->vec[i]);
291     }
292
```

1	#include "cons	sts.h"		42						
2				43	vmovdqa	_16XQ*2(%rcx),%ymm8			ī	1.0
3	.macro schoolt	book off		44	vpmulhw	%ymm8,%ymm13,%ymm13			ba	<u>semul.S</u>
4	vmovdqa	_16XQINV*2(%rcx),%ymm0		45	vpmulhw	%ymm8,%ymm9,%ymm9				
5	vmovdqa	(64*\off+ 0)*2(%rsi),%ymm1	# a0	46	vpmulhw	%ymm8,%ymm5,%ymm5				
6	vmovdqa	(64*\off+16)*2(%rsi),%ymm2	# b0	47	vpmulhw	%ymm8,%ymm10,%ymm10		_	polyno	mıaı
7	vmovdqa	(64*\off+32)*2(%rsi),%ymm3	# a1	48	vpmulhw	%ymm8,%ymm6,%ymm6			. ,	
8	vmovdqa	(64*\off+48)*2(%rsi),%ymm4	# b1	49	vpmulhw	%ymm8,%ymm11,%ymm11				l: : :
9				50	vpmulhw	%ymm8,%ymm7,%ymm7			muitip	lications
10	vpmullw	%ymm0,%ymm1,%ymm9	# a0.lo	51	vpmulhw	%ymm8,%ymm12,%ymm12			•	
11	vpmullw	%ymm0,%ymm2,%ymm10	# b0.lo	52						
12	vpmullw	%ymm0,%ymm3,%ymm11	# a1.lo	53	vpsubw	(%rsp),%ymm13,%ymm13	# -a0c0	_	using i	montgomery
13	vpmullw	%ymm0,%ymm4,%ymm12	# b1.lo	54	vpsubw	%ymm9,%ymm1,%ymm9	# a0d0			
14				55	vpsubw	%ymm5,%ymm14,%ymm5	# b0c0		ta a b mi	ana (friting
15	vmovdqa	(64*\off+ 0)*2(%rdx),%ymm5		56	vpsubw	%ymm10,%ymm2,%ymm10	# b0d0		techni	que (future
16	vmovdqa	(64*\off+16)*2(%rdx),%ymm6	# d0	57						•
17				58	vpsubw	%ymm6,%ymm15,%ymm6	# a1c1		world)	
18	vpmulhw	%ymm5,%ymm1,%ymm13	# a0c0.hi	59	vpsubw	%ymm11,%ymm3,%ymm11	# a1d1		work)	
19	vpmulhw	%ymm6,%ymm1,%ymm1	# a0d0.hi	60	vpsubw	%ymm7,%ymm0,%ymm7	# b1c1		•	
20	vpmulhw	%ymm5,%ymm2,%ymm14	# b0c0.hi	61	vpsubw	%ymm12,%ymm4,%ymm12	# b1d1			
21	vpmulhw	%ymm6,%ymm2,%ymm2	# b0d0.hi	62				84 85	text	
22				63	vmovdqa	(%r9),%ymm0		86		(basemul_avx)
23	vmovdqa	(64*\off+32)*2(%rdx),%ymm7	# c1	64	vmovdqa	32(%r9),%ymm1		87	cdecl(basemul	
24	vmovdqa	(64*\off+48)*2(%rdx),%ymm8	# d1	65	vpmullw	%ymm0,%ymm10,%ymm2		88	mov	%rsp,%r8
25				66	vpmullw	%ymm0,%ymm12,%ymm3		89	and	\$-32,%rsp
26	vpmulhw	%ymm7,%ymm3,%ymm15	# a1c1.hi	67	vpmulhw	%ymm1,%ymm10,%ymm10		90	sub	\$32,%rsp
27	vpmulhw	%ymm8,%ymm3,%ymm3	# a1d1.hi	68	vpmulhw	%ymm1,%ymm12,%ymm12		91		
28	vpmulhw	%ymm7,%ymm4,%ymm0	# b1c1.hi	69	vpmulhw	%ymm8,%ymm2,%ymm2		92	lea	(_ZETAS_EXP+176)*2(%rcx),%r9
29	vpmulhw	%ymm8,%ymm4,%ymm4	# b1d1.hi	70	vpmulhw	%ymm8,%ymm3,%ymm3		93	schoolbook	0
30				71	vpsubw	%ymm2,%ymm10,%ymm10	# rb0d0	94		122
31	vmovdqa	%ymm13,(%rsp)		72	vpsubw	%ymm3,%ymm12,%ymm12	# rb1d1	95	add	\$32*2,%r9
32				73 74	vonaddy	9/s mm E / 9/s mm O - 9/s mm O		96	schoolbook	1
33	vpmullw	%ymm5,%ymm9,%ymm13	# a0c0.lo		vpaddw	%ymm5,%ymm9,%ymm9		97		
34	vpmullw	%ymm6,%ymm9,%ymm9	# a0d0.lo	75	vpaddw	%ymm7,%ymm11,%ymm11		98	add	\$192*2,%r9
35	vpmullw	%ymm5,%ymm10,%ymm5	# b0c0.lo	76 77	vpsubw	%ymm13,%ymm10,%ymm13		99	schoolbook	2
36	vpmullw	%ymm6,%ymm10,%ymm10	# b0d0.lo		vpsubw	%ymm12,%ymm6,%ymm6		100		
37				78 70	vmovdaa	%ymm13,(64*\off+ 0)*2(%rdi)		101	add	\$32*2, <mark>%r9</mark>
38	vpmullw	%ymm7,%ymm11,%ymm6	# a1c1.lo	79	vmovdga	%ymm9,(64*\off+16)*2(%rdi)		102	schoolbook	3
39	vpmullw	%ymm8,%ymm11,%ymm11	# a1d1.lo	80	vmovdqa			103		12
40	vpmullw	%ymm7,%ymm12,%ymm7	# bici.lo	81	vmovdga	%ymm6, (64*\off+32)*2(%rdi)		104	mov	%r8,%rsp
41	vpmullw	%ymm8,%ymm12,%ymm12	# b1d1.lo	82	vmovdqa	%ymm11,(64*\off+48)*2(%rdi)		105	ret	
2.00				83	.endm					

fq.S

```
.global cdecl(reduce_avx)
cdecl(reduce_avx):
vmovdqa
                _16XQ*2(%rsi),%ymm0
vmovdqa
                _16XV*2(%rsi),%ymm1
call
                reduce128_avx
                $256,%rdi
add
call
                reduce128_avx
tomont128_avx:
#load
                (%rdi),%ymm3
                32(%rdi),%ymm4
vmovdqa
                64(%rdi),%ymm5
vmovdqa
vmovdga
                96(%rdi),%ymm6
                128(%rdi),%ymm7
vmovdqa
                160(%rdi), %ymm8
                192(%rdi),%ymm9
vmovdga
vmovdqa
                224(%rdi),%ymm10
fqmulprecomp
                1,2,3,11
fqmulprecomp
                1, 2, 4, 12
fqmulprecomp
                1, 2, 5, 13
                1,2,6,14
fqmulprecomp
                1, 2, 7, 15
fqmulprecomp
                1,2,8,11
fqmulprecomp
                1,2,9,12
fqmulprecomp
                1, 2, 10, 13
                %ymm3, (%rdi)
vmovdqa
                %ymm4, 32(%rdi)
vmovdqa
                %ymm5,64(%rdi)
vmovdga
vmovdga
                %ymm6,96(%rdi)
vmovdqa
                %ymm7, 128(%rdi)
                %ymm8, 160(%rdi)
vmovdqa
                %ymm9, 192(%rdi)
vmovdga
                %ymm10,224(%rdi)
```

- The detail implementation written in assembly
 - Architecture specific
 - cannot use with HSL
- Author use this code as reference → rewrite the algorithm in C
- Then put the C code into HLS → Verilog

<u>note</u>: the translated code in github is no longer available

Results

Table I: Results of accelerator performance

RTL Latency (clock cycles)		Interval (clock cycles)	Total execution time (clock cycles)		
Verilog	6983	6983	83804		

Table II: FPGA Resources utilization

Resource	Available	Utilization	%
LUT	53200	2200	4.14
LUTRAM	17400	215	1.24
FF	106400	3001	2.82
BRAM	140	3.50	2.50
DSP	220	28	12.73

Table IV: Comparison with previous works

Related Works	Function	HLS	LUT	FF	DSP	BRAM	Freq (MHz)
[6]	Enc / Dec	No	110260	-	292	202	155
[7]	KeyGen / Enc / Dec	No	7412	4644	2	3	161
[8]	KeyGen / Enc / Dec	No	16000	6000	9	16	115
[9]	NTT	No	801	717	4	2	222
$[12]^2$	Enc / Dec	Yes	1977896	194126	2	-	-
[13]	NTT / PM ¹	No	9508	-	16	35	172
[14]	NTT / PM ¹	No	5181	4833	16	-	227
Our	PM^1	Yes	2200	3001	28	3.5	100

¹ Polynomial Multiplication

- @100MHz execution time = 0.84 ms
 (best =0.47ms, worst = 192.89 ms)
- Use DSP slice the highest (special unit for arithmetic operations)
- Don't use much fpga resources
- Comparison table is not meaningful
 because different number of parts
 implement on fpga, different CLK fpga

² Kyber512 version

Conclusion & Future work

Topics I found interesting, and will research further

- Montgomery Multiplications → Faster modular multiplications : (A * B) mod q
- Different accelerator architecture: UART TX, RX pin on FPGA
- Reference assembly code from Kyber official github

Next presentation: Verilog implementation on fpga, start from polynomial multiplication

THANK YOU