ARM ASSEMBLY LAB-1

By

Swapneel Pimparkar (CS18M516)
CS6620a
Prof. Madhu Mutyam

STATUS UPDATE

All the three items namely,

1. Setting up the environment
2. Setting up the tool
3. Exercise – Your Mnemonics

were attempted. Items 2 & 3 were completed successfully while setting up environment encountered permission issues (that are being rectified) despite enablement of user as collaborator to github.

EXERCISE – YOUR MNEMONICS

There are multiple ways to produce the mnemonics for same operation.

For this lab, not very fine tuned or optimized mnemonic sequence is used. Rather focus was to get the output correct.

Wherever feasible, multiple logics are mentioned and attempted too.

The mnemonics can be generated with multiple addressing modes. Code is not with all possible addressing modes & permutation/combination thereof.

Small numbers are assumed for function verification and coding at this moment.

In some files, multiple logics are attempted and only one is kept enabled.

XNOR R1, R2, R3

The optimal logic (in terms of instruction cycles) is –

CMP R2,R3

BEQ _EQUAL

B _NOT_EQUAL

However, multiple logics are mentioned in the code file (**lab1_1.s**).

Here, logical XNOR is assumed.

This essentially means – the output would be either true (1) or false (0) and not the bitwise XNOR value.

The sample output screenshot for one of the logic is –



BITWISE AND OF R2 & COMPLEMENT OF R3

The essential logic in corresponding file **(lab1_2.s)** is -

```
@ Complement R3
   EORS R3,R3,#0xFF
@ AND with R2 and store result in R1
   ANDS  R1,R2,R3
```

And the corresponding sample output screenshot is –



FAST MULTIPLICATION WITHOUT MUL

Assumed is Integer Multiplication only. First a C program without '*' operator was written so that MUL variants of instructions are not generated by compiler.

The code file for this exercise is named – **lab1_3.s**

Here is the sample output –



Fast Division

The logic is simple here. For simplicity (and understanding), two loops are used instead of one. First loop is essentially for adjusting smaller divisor to that of larger dividend. And second loop is essentially with successive subtract. Only one loop could have been used too. The code file is **lab1_5.s**.

Corresponding sample output is –