
# **DIGITAL ASSIGNMENT (2)**


REG NO:19BCS0012

NAME:NITHISH.G


HALF ADDER




**FULL ADDER** 




### Half subractor




#### **Full subractor**



#### **ENCODER**



Bank combinational circuit



## Mux for bank

