

VERIFICATION OF GATES


1.AND GATE




2.NAND GATE




3.OR GATE




4.NOR GATE




5.NOT GATE




6.XOR GATE




7.XNOR GATE




8.realizing NAND as AND gate




9.realizing NAND as OR gate




10. REALIZING NAND AS NOT




11. REALIZING NOR AS AND GATE




12.REALIZING NOR AS OR




13.REALIZING NOR AS NOT




14.EX-OR Using NAND




15.EX-NOR using NOR




16.EX-NOR USING NAND




17.EX-OR using NOR




18.X(x'+y)=xy



19.(x+y)(x+y')=x



20.XYZ+X'Y+XYZ'=Y



21.X'YZ+XZ

