

NAME : G. NITHISH

REG No.: 19BCS0012

COURSE : COMPUTER
ARCHITECTURE

CODE : CSC2004

Digital Assignment - 3

Q. How many 512×8 RAM Chips are needed to provide a memory capacity of 2048×8 ?

Soln:

Available memory chip size $M_{N,W}$:

$$\underline{N \times W : 512 \times 8}$$

Required memory size: $N' \times W'$

$$\underline{N' \times W' : 2048 \times 8}$$

Here

Condition: $N' \geq N$ & $W' = W$

Increase number of words by the factor "P"

$$P = \left[\frac{N'}{N} \right]$$

$$N' = 2048$$

$$N = 512$$

$$P = \left\lceil \frac{N'}{N} \right\rceil \Rightarrow \left\lceil \frac{2048}{512} \right\rceil$$

$$P = 4$$

\therefore The no. of chips need to provide a memory capacity of 2048×8 is "4"

⑥ How many 128×4 RAM chips are needed to provide a memory capacity of 1024×8 ?

Soln

Available memory chip size:

$$N \times W = 128 \times 4$$

Required memory size:

$$N' \times W' = 1024 \times 8$$

Here condition:

$$N' \geq N \text{ \& \> } W' \geq W$$

∴ Increase number of words by the factor of P &

• Increase the word size of a memory by a factor of q ,

$$P = \left\lceil \frac{N'}{N} \right\rceil \Rightarrow \left\lceil \frac{1024}{128} \right\rceil$$

$$P \Rightarrow 8,$$

$$q = \left\lceil \frac{W'}{W} \right\rceil \Rightarrow \left\lceil \frac{8}{4} \right\rceil$$

$$q = 2,$$

$$P * q \Rightarrow 8 \times 2 \\ \Rightarrow 16,$$

$$\therefore P * q = 16$$

\therefore The no. of chips needed to provide a memory capacity of 1024×8 is 16.

② Design 256 x 16-bit ROM using 128 x 8-bit ROM

Soln

Available memory $N \times W = 128 \times 8$

Required memory $N' \times W' = 256 \times 16$

$$P = \left\lceil \frac{N'}{N} \right\rceil, Q = \left\lceil \frac{W'}{W} \right\rceil$$

$$P = 2, Q = 2$$

Condition:

$$\underline{N' > N \text{ \& } W' > W}$$

Increasing word size and
Increasing no. of words

$\therefore P \times Q = 2 \times 2 = 4$ memory chips of
128 x 8 are required to construct
256 x 16 bit ROM


Memory	$N \times W$	$N' \times W'$	P	Q	$P \times Q$	X	Y	Z	Total
ROM	128 x 8	256 x 16	2	2	4	7	1	0	8

memory address mapping:-

Component	Hexadecimal Addr.		Address Bus											
	From	To		10	9	8	7	6	5	4	3	2	1	0
ROM 1.1	0000	7F					0	x	x	x	x	x	x	x
ROM 1.2	0000	7F					0	x	x	x	x	x	x	x
ROM 2.1	80	FF					1	x	x	x	x	x	x	x
ROM 2.2	80	FF					1	x	x	x	x	x	x	x

Memory Design

matrix Expression
2x2



③ Design 2024×4 -bit RAM using 1024×4 -bit RAM.

Soln

Available memory $N \times W = 1024 \times 4$

N = no. of words; W = Word Size

$$P = \left\lceil \frac{N'}{N} \right\rceil \quad Q = \left\lceil \frac{W'}{W} \right\rceil$$

Required memory $N' \times W' = 2024 \times 4$

Condition:

$$\underline{N' > N \text{ \& } W' = W}$$

So, it is Vertical Expansion

\therefore Increasing the number of words.

$$P = \left\lceil \frac{N'}{N} \right\rceil \Rightarrow \left\lceil \frac{2024}{1024} \right\rceil \Rightarrow 2$$

$$Q = \left\lceil \frac{W'}{W} \right\rceil = \left\lceil \frac{4}{4} \right\rceil \Rightarrow 1$$

$\therefore P \star Q = 2 \times 1 \Rightarrow 2$ memory chips of size 1024×4 are required to construct 2024×4 bit RAM.


S.No	Memory	$N \times W$	$N' \times W'$	P	Q	$P \star Q$	x	y	z	Total
1.	RAM	1024×4	2024×4	2	1	2	10	1	0	11

memory address map:-

Component	Hexadecimal address		Address Bus															
	From	To	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM 1	0000	0FFF						0	0	x	x	x	x	x	x	x	x	x
RAM 2	0400	07FF						0	1	x	x	x	x	x	x	x	x	x

memory Design:-

matrix Expression
2x1



Q Design 256×16 -bit ROM using 128×8 -bit ROM chips.

Soln

Available memory $N \times W = 128 \times 8$

Required memory $N' \times W' = 256 \times 16$

N = no. of words W = word size

$$P = \left\lceil \frac{N'}{N} \right\rceil = \left\lceil \frac{256}{128} \right\rceil = 2$$

$$Q = \left\lceil \frac{W'}{W} \right\rceil = \left\lceil \frac{16}{8} \right\rceil = 2$$

Condition: $N' > N$ & $W' > W$

★ Increasing no. of words

★ Increasing size of word

∴ $P \times Q = 2 \times 2 = 4$ memory chips of 128×8

are required to construct 256×16 bit ROM


Memory	$N \times W$	$N' \times W'$	P	Q	$P \times Q$	X	Y	Z	Total
ROM	128×8	256×16	2	2	4	7	1	0	8

memory address mapping:-

Component	Hexadecimal		Address Bus											
	From	To		10	9	8	7	6	5	4	3	2	1	0
ROM 1.1	0000	7F					0	x	x	x	x	x	x	x
ROM 1.2	0000	7E					0	x	x	x	x	x	x	x
ROM 2.1	80	FF					1	x	x	x	x	x	x	x
ROM 2.2	80	FF					1	x	x	x	x	x	x	x

Memory Design

matrix Expression
2x2



6) A computer employs RAM chips of 128×8 and ROM chips of 512×8 . The computer system needs 265 bytes of RAM, 1024×16 of ROM. A memory mapped I/O configuration is used. The two higher order bits of the address bus are assigned 00 for RAM, 01 for ROM.

a) Compute the total number of decoders needed for the above memory system design.

b) Given the memory-address map for each of the memory chips.

c) Show the chip layout for the above memory design.

Soln

RAM

Available memory for RAM $N \times W = 128 \times 8$

Required memory $N' \times W' = 256 \times 8$

ROM

Available memory $N \times W = 512 \times 8$

Required memory $N' \times W' = 1024 \times 16$

memory address mapping:-

(B)

S.No	Memory	NxW	N'xW'	P	Q	P*Q	X	Y	Z	Total
1	RAM	128x8	256x8	2	1	2	7	1	2	10
2	ROM	512x8	1024x16	2	2	4	9	1	2	12
3	Interface	256x8	512x8	2	1	2	8	1	2	11

(B)

Component	Hexadecimal Address		Address Bus															
	From	To	15-12	11	10	9	8	7	6	5	4	3	2	1	0			
RAM 1	0000	007F		0	0	0			X	X	X	X	X	X	X			
RAM 2	0200	027F		0	0	1			X	X	X	X	X	X	X			
ROM 1.1	0400	05FF		0	1	0	X	X	X	X	X	X	X	X	X			
ROM 1.2	0400	05FF		0	1	0	X	X	X	X	X	X	X	X	X			
ROM 2.1	0600	07FF		0	1	1	X	X	X	X	X	X	X	X	X			
ROM 2.2	0600	07FF		0	1	1	X	X	X	X	X	X	X	X	X			
Interface 1	0800	08FF		1	0	0		X	X	X	X	X	X	X	X			
Interface 2	0A00	0AFF		1	0	1		X	X	X	X	X	X	X	X			

