# GATE Self Study (ECE) "When you know better," you do better."

ABOUT GATE »



Cotober 20, 2017 a 2 comments

## **Gate Questions on Multiplexers (MUX)**


GATE SUBJECTS » ENGINEERING MATHEMATICS »

TOPICWISE GATE QUESTIONS »

HOME

Question 1: GATE | GATE-EC-1992

The logic realized by the circuit shown in figure is -



(A) F = A ⊙ C

(B)  $F = A \otimes C$ 


(C) F = B ⊙ C

(D) F = B ⊗ C

## Answer: (B) **Explaination:**

Question 1: GATE | GATE-EC-2001

In the TTL circuit in the figure,  $S_2$  to  $S_0$  are select lines and  $X_7$  and  $X_0$  are input lines.  $S_0$  and  $X_0$  are LSBs. The output Y is -



(A) indeterminate

(B) A ⊗ B

(C) A ⊗ B

(D)  $\overline{C}$ . $\overline{(A \otimes B)}$  + C. $\overline{(A \otimes B)}$ 

## Answer: (D) **Explaination:**

## 2003

Question 1: GATE | GATE-EC-2003 (ISRO-EC-2017)

Without any additional circuitry, an 8:1 MUX can be used to obtain -

(A) some but not all Boolean functions of 3 variables

(B) all function of 3 variables but none of 4 variables

(C) all functions of 3 variables and some but not all of 4 variables

(D) all functions of 4 variables


## Answer: (C) **Explaination:**

## 2004

Question 1: GATE | GATE-EC-2004

The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 multiplexer is -

(B) 2



Dear GATE Aspirants, This Blog is for the students who want to do self study for GATE, ISRO, DRDO, BARC, PSUs and other competitive examination. Please go to the subject chapter-wise as per given in the drop-down list. Read it carefully and note down all the important concepts and Formulae in your note-book. Practice more and more on questions, therefore at the end of each chapter of every subject, Objective type questions are given. GATE questions also given at the end of the chapter.

## **GATE 2019 QUESTIONS-ANSWERS**

General Aptitude

**Engineering Mathematics** 

**Flectronic Devices** 

**Analog Circuits Digital Electronics** 

Microprocessor(8085)

Network Systems

Signals and Systems

Control Systems

Communication Systems

**Electromagnetic Theory** 

## POPULAR POSTS

Topicwise Previous Year GATE Questions on Microprocessor 8085

Microprocessor(8085) Topicwise Previous Year GATE Questions (1987-2017) Gate Questions on Fundamentals of Microprocessor Ga...

Gate Ouestions on Fundamentals of Microprocessor

Gate Questions on Fundamentals of Microprocessor 1995 Question 1: GATE | GATE-EC-1995 An 'Assembler' of a microp.

Gate Questions on Instruction Set of 8085

Gate Questions on Instruction Set of 8085 1988 Question 1: GATE | GATE-EC-1988 In register index addressing mode.

(C) 3 (D) 4

Answer: (C)

**Explaination:** 

#### Question 2: GATE | GATE-CS-2004

Consider a multiplexer with X and Y as data inputs and Z as control input. Z=0 selects input X, and Z=1 selects input Y. What are the connections required to realize the 2-variable Boolean function f=T+R, without using any additional hardware?

(A) R to X, 1 to Y, T to Z

(B) T to X, R to Y, T to Z

(C) T to X, R to Y, 0 to Z

(D) R to X, 0 to Y, T to Z


Answer: (A)

### Explaination:

#### 2005

## Question 1: GATE | GATE-EC-2005

The Boolean function f implemented in figure using two input multiplexers is -



(A) ABC + ABC

(B) ABC + ABC

(C)  $\bar{A}BC + \bar{A}\bar{B}\bar{C}$ 


(D) ĀBC + ĀBC

Answer: (A) Explaination:

#### 2007

## Question 1: GATE | GATE-EC-2007

In the following circuit, X is given by



(A)  $X = A \overline{B} \overline{C} + \overline{A} B \overline{C} + \overline{A} \overline{B} C + A B C$ 

(B)  $X = \overline{A} B C + A \overline{B} C + A B \overline{C} + \overline{A} \overline{B} \overline{C}$ 

(C) X = AB + BC + AC


(D)  $X = \overline{A} \overline{B} + \overline{B} \overline{C} + \overline{A} \overline{C}$ 

## Answer: (A) Explaination:

## 2008

## Question 1: GATE | GATE-EC-2008

For the circuit shown in the following figure  $I_0$ - $I_3$  are inputs to the 4:1 multiplexer R(MSB) and S are control bits. The output Z can be represented by -



(A) P Q + P Q S + Q R S

(B)  $P\bar{Q} + PQ\bar{R} + \bar{P}\bar{Q}\bar{S}$ 

(C)  $P \bar{Q} \bar{R} + \bar{P} Q R + P Q R S + \bar{Q} \bar{R} \bar{S}$ 

(D) P Q  $\bar{R}$  + P Q R  $\bar{S}$  + P  $\bar{Q}$   $\bar{R}$  S +  $\bar{Q}$   $\bar{R}$   $\bar{S}$ 



## Gate Questions on Memory and I/O Interfacing of 8085

Gate Questions on Memory and I/O Interfacing of 8085 1988 Question 1: GATE | GATE-EC-1988 A

microprocessor with ...

# (, GATE Questions on Laplace Transform

 $\frac{-}{1} \qquad \text{($i$} \quad \begin{array}{ll} \text{Gate Questions on Laplace} \\ \text{Transform 1987 Question 1: GATE} \, | \\ \text{GATE-EC-1987 Laplace transform of} \\ \text{the functions t u(t)} \, \text{a...} \end{array}$ 

### Gate Questions on Architecture of 8085

Gate Questions on Architecture of 8085 1989 Question 1: GATE | GATE-EC-1989 In a microprocessor system, the stack...



## Gate Questions on Multiplexers (MUX)

Gate Questions on Multiplexers (MUX) 1992 Question 1: GATE | GATE-EC-1992 The logic realized by

the circuit sho...

#### Gate Questions on Pins and Signals of 8085

Gate Questions on Pins and Signals of 8085 1993 Question 1: GATE | GATE-EC-1993 In a microcomputer, wait states ...



#### Gate Questions on Flip-flop, Counters and Shift-Registers

1988 Question 1: GATE | GATE-EC-1988 The circuit given below is a - (A) J-K Flip-Flop (B) Johnson's Co...

#### Gate Questions on Number System Representation

1987 Question 1: GATE | GATE-EC-1987 The subtraction of a binary number Y from another binary number X, done by ad...

## **BLOG ARCHIVE**

- **▶** 2019 (16)
- **▶** 2018 (25)
- **v** 2017 (69)
- ▶ December (34)
- ► November (17)
- October (18)
   Network Systems

Latches and Flip-Flops

Digital Electronics

Gate Questions on Logic Families

Gate Questions on ADC and DAC Coverters

Boolean Algebra

Gate Questions on Combinational Arithmetic Circuit...

Logic Gates

Gate Questions on Logic Gates

Topicwise Previous Year GATE Questions(1987-2019)

Gate Questions on Boolean Algebra

Gate Questions on Multiplexers (MUX)

Number System

Gate Questions on Floating Point Representation

Combinational Circuits

Gate Questions on Number System Representation

Sequential Circuits

Gate Questions on Flip-flop, Counters and Shift-Re...

## 2009

#### Ouestion 1: GATE | GATE-EC-2009

What are the minimum number of 2 to 1 multiplexers required to generate a 2-input AND gate and a 2-input Ex-OR gate?

(A) 1 and 2

(B) 1 and 3

(C) 1 and 1

(D) 2 and 2


Answer: (A)

## Explaination:

#### 2010

Question 1: GATE | GATE-EC-2010

The Boolean function realized by the logic circuit shown is -



(A)  $F=\Sigma m(0,1,3,5,9,10,14)$ 

(B)  $F=\Sigma m(2,3,5,7,8,12,13)$ 

(C) F=Σm(1,2,4,5,11,14,15)


(D)  $F=\Sigma m(2,3,5,7,8,9,12)$ 

Answer: (D) Explaination:

## 2011

Question 1: GATE | GATE-EC-2011

The logic function implemented by the circuit below is (ground implies logic 0)-



(A) F = AND(P,Q)

(B) F = OR (P,Q)

(C) F = XNOR(P,Q)

(D) F = XOR(P,Q)


## Answer: (D)

## Explaination:

## 2014

Question 1: GATE | GATE-EC-2014

Consider the multiplexer-based logic circuit shown in the figure.



Which one of the following Boolean functions is realized by the circuit?

(A)  $F = W \overline{S_1} \overline{S_2}$ 

(B)  $F = \underline{W}S_1 + WS_2 + S_1S_2$ 

(C)  $F = \overline{W} + S_1 + S_2$ 

▶ 2013 (4)

## **FOLLOWERS**

Followers (27) Next







#### Follow

### ABOUT ME



SAM

Hi Friends, Sams here to share you a joy of the success in life...

VIEW MY COMPLETE PROFILE

Powered by Blogger.

## SEARCH THIS BLOG

Search

Theory Format

The photonic nature of light

Direct and Indirect Band Gap

Energy of an Electron

Bohr's Atomic Model

Theory Format

The photonic nature of light

Direct and Indirect Band Gap

Energy of an Electron

Bohr's Atomic Model

## FEATURED POSTS

## Report Abuse

▶ Details

▶ Details

## BLOGGER TEMPLATES


(D)  $F = W \oplus S_1 \oplus S_2$ 

Answer: (D)

**Explaination:** 

Question 2: GATE | GATE-EC-2014

In the circuit shown, W and Y are MSBs of the control inputs. The output F is given by -




- $\begin{array}{l} \text{(A) } F = W \ \overline{X} + \overline{W} \ X + \overline{Y} \ \overline{Z} \\ \text{(B) } F = W \ \overline{X} + \overline{W} \ X + \overline{Y} \ \overline{Z} \\ \text{(C) } F = W \ \overline{X} \ \overline{Y} + \overline{W} \ X \ \overline{Y} \\ \text{(D) } F = (\overline{W} + \overline{X}) \ \overline{Y} \ \overline{Z} \\ \end{array}$

Answer: (C)

**Explaination:** 

Question 3: GATE | GATE-EC-2014

If X and Y are inputs and the difference (D = X - Y) and the borrow (B) are the outputs, which one of the following diagrams implements a half subtractor?




Answer: (A)

**Explaination:** 

Question 4: GATE | GATE-EC-2014

An 8-to-1 multiplexer is used to implement a logical function Y, as shown in the figure. The output Y is given by -



(A) 
$$Y = \underline{A} \, \overline{B} \, C + A \, \overline{C} \, D$$
  
(B)  $Y = \overline{A} \, B \, \underline{C} + \underline{A} \, \overline{B} \, D$   
(C)  $Y = \underline{A} \, \underline{B} \, \overline{C} + \overline{A} \, \underline{C} \, D$   
(D)  $Y = \overline{A} \, \overline{B} \, D + A \, \overline{B} \, C$ 

**BLOGGER NEWS** 

**ABOUT** 

**ABOUT ME** 



SAMS

Hi Friends, Sams here to share you a joy of the success in life...

VIEW MY COMPLETE PROFILE





**PAGES** 

Home


ONLINE USERS

### **Explaination:**

## 2015

## Question 1: GATE | GATE-EC-2015

A 1-to-8 demultiplexer with data input  $D_{in}$ , address inputs  $S_0$ ,  $S_1$ ,  $S_2$  (with  $S_0$  as the LSB) and  $\overline{Y_0}$  to  $\overline{Y_7}$  as the eight demultiplexed outputs, is to be designed using two 2-to-4 decoders (with enable input  $\overline{\underline{E}}$  and address inputs  $A_0$  and  $A_1$ ) as shown in the figure.  $D_{in}$ ,  $S_0$ ,  $S_1$  and  $S_2$  are to be connected to P, Q, R, and S, but not necessarily in this order. The respective input connections to P, Q, R, and S terminals should be -



- (A)  $S_2$ ,  $D_{in}$ ,  $S_0$ ,  $S_1$
- (B) S<sub>1</sub>, D<sub>in</sub>, S<sub>0</sub>, S<sub>2</sub>
- (C)  $D_{in}$ ,  $S_0$ ,  $S_1$ ,  $S_2$
- (D) D<sub>in</sub>, S<sub>2</sub>, S<sub>0</sub>, S<sub>1</sub>


## Answer: (D)

## Explaination:

## 2016

## Question 1: GATE | GATE-EC-2016

The functionality implemented by the circuit below is -



- (A) 2 to 1 multiplexer
- (B) 4 to 1 multiplexer
- (C) 7 to 1 multiplexer
- (D) 6 to 1 multiplexer

## Answer: (B)

## Explaination:

## Question 2: GATE | GATE-EC-2016

A 4:1 multiplexer is to be used for generating the output carry of a full adder. A and B are the bits to be added while  $C_{\text{in}}$  is the input carry and  $C_{\text{out}}$  is the output carry. A and B are to be used as the select bits with A being the more significant select bit.



Which one of the following statements correctly describes the choice of signals to be connected to the inputs  $I_0$ ,  $I_1$ ,  $I_2$ , and  $I_3$  so that the output is  $C_{out}$ ?


$$\begin{aligned} &(A) \ l_0 = 0, \ l_1 = C_{in}, \ l_2 = C_{in} \ and \ l_3 = 1 \\ &(B) \ l_0 = 1, \ l_1 = C_{in}, \ l_2 = C_{in} \ and \ l_3 = 1 \\ &(C) \ l_0 = C_{in}, \ l_1 = 0, \ l_2 = 1 \ and \ l_3 = C_{in} \\ &(D) \ l_0 = 0, \ l_1 = C_{in}, \ l_2 = 1 \ and \ l_3 = C_{in} \end{aligned}$$

## Answer: (A)

#### **Explaination:**

## Question 3: GATE | GATE-EC-2016

For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are 2ns, 1.5ns and 1ns respectively. If all the inputs P, Q, R, S and T are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is \_\_\_\_\_\_\_.



## Answer: 6 ns

## Explaination:

