

Types of DAC

(DIA Convolters)

In n-bit binary weighted recistor

Involted RI2R (addor

n-bit binary weighted Resistor:

2"R Sn In resistors in II.

SR SITES I2

RB Sunverting voltage

Sunverting

Voltage

Sunverting

Sunverting

Sunverting


Sunverting

Adjutal logic = 0 
$$\Rightarrow$$
 Switch dised  $\Rightarrow$  cuevent  $\times$ 

Assuming  $+ \vee_{cc} = - \vee_{cc} \times = 0$  (grid),  $|_{bn} = |_{bz} = 0$ ,

In  $= \frac{\vee_{cc}}{\vee_{cc}} \times |_{bn} + |_{cc} \times |_{cc$ 


br = 0 - 1 no covert as switch is open Lobn=1-3 worrest V-> switch classed. op-amp as voltage summer (inventing) KCL was In = -Vo
RA In = I, + I, + I, + In I, = Ve Xbi, I, = Ve Xbi, 48 xbi, Is = VR/4 xhy = VR xh, In = VR/5" VR -Vo = VR x h + YR xh + Xk xh + + VR Vo = - VE (RB) ( 6, X2"+ 6, X2"+ 6, X2"+ ... Pf=R -) [Vo = - Vr (b1 x2" + b2 x2" + ... + bn x2")] ofp voltage (analy) -> Wide vange of sourts value X roaded. Adv. : -> Only 2 renstance values => assion to build. -> Node voltages remain and. even when him. yes change. I search to expend by adding a policy of liter that I muse RAZE set.



Flash ADC (11 of Composator Type ADC): - fastert conversion - named so (Black). - smultaneously compare i/p signals with and → n-bit =) 2"-1 comparators one conneded [] which compare if Signal simultaneously.

connected to + of each

comparator. (V) -> VREF = 7V. Voltage dividor -> divider the of. Voltage level -> connected to -. -> Quantisation everer = ± 1 LSB, 0/r=0 & off. -> Whenever V > VA -> comparator · = [  $V \leq V_A \rightarrow II$ - Code - convorted to binary using encoder.



Scanned by CamScanner