



→ A/D and D/A conversion appⁿ:



Eg: Digital camera



→ Lens → focuses on img to be capture.

→ Light on lens → image sensor → convert light → electrical signals (analog) → digital (A/D).

→ After digital processing → digital data to analog & light signal to view img on camera LCD.


LCD.

→ Analog → digital. once digital processing ✓ ⇒ convert dig. back to analog.

Types of DAC (D/A Converters)

- n-bit binary weighted resistor
- Inverted R/2R ladder

n-bit binary weighted Resistor: → resistors in 11^{th}



→ op-amp as inverting voltage summer

→ digital logic = 1 + switch is open → current flows.

→ digital logic = 0 → switch closed → current X

→ Assuming $+V_{cc} = -V_{EE} = 0$ (grd), $b_1 = b_2 = 0$,

$$I_n = \left(\frac{V_R}{2^n R} \right) \times b_n \quad \text{current in a branch.}$$

$$I_1 = \frac{V_R}{2R} \times b_1, \quad I_2 = \frac{V_R}{4R} \times b_2, \quad \dots, \quad I_n = \frac{V_R}{2^n R} \times b_n$$

$$I_{re} = I_1 + I_2 + \dots + I_n \quad (\text{KCL})$$

$$I_n = \frac{V_R}{2R} \times b_1 + \frac{V_R}{4R} \times b_2 + \frac{V_R}{8R} \times b_3 +$$

$$\dots + \frac{V_R}{2^n R} \times b_n$$

$$I_n = \frac{-V_o}{R_f} \quad (\text{inverting})$$

$$\frac{-V_o}{R_f} = \frac{V_R}{R} (b_1 \times 2^{-1} + b_2 \times 2^{-2} + b_3 \times 2^{-3} + \dots + b_n \times 2^{-n})$$

$$V_o = \frac{-V_R (R_f)}{R} (b_1 \times 2^{-1} + b_2 \times 2^{-2} + b_3 \times 2^{-3} + \dots + b_n \times 2^{-n})$$


$$R_f = R$$

$$\Rightarrow V_o = -V_R (b_1 \times 2^{-1} + b_2 \times 2^{-2} + b_3 \times 2^{-3} + \dots + b_n \times 2^{-n})$$

→ disadv:

- Wide range of resistors — hard to construct circuit practically,
- loading effect → switch → both sides, calculations hard

Inverted R/2R ladder D/A converter:



Assumptions → $I_{b_1} = I_{b_2} = 0$

→ $+V_{cc} = -V_{EE} = 0$ (grounded)

Current in any branch → $I_n = \frac{V_R}{2R} \times b_n$

Only 2 resistor values → R and 2R are used.

$b_n = 0 \rightarrow$ no current as switch is open

$\hookrightarrow b_n = 1 \rightarrow$ current $\checkmark \rightarrow$ switch closed.

op-amp as voltage summer (inverting)

KCL at \downarrow $I_n = \frac{-V_o}{R_f}$

$$I_n = I_1 + I_2 + I_3 + \dots + I_n$$

$$I_1 = \frac{V_R}{2R} \times b_1, \quad I_2 = \frac{V_R}{2R} \times b_2 = \frac{V_R}{4R} \times b_2,$$

$$I_3 = \frac{V_R/4}{2R} \times b_3 = \frac{V_R}{8R} \times b_3, \quad I_n = \frac{V_R/2^{n-1}}{2R} = \frac{V_R}{2^n R}$$

$$\therefore \frac{-V_o}{R_f} = \frac{V_R}{2R} \times b_1 + \frac{V_R}{4R} \times b_2 + \frac{V_R}{8R} \times b_3 + \dots + \frac{V_R}{2^n R} \times b_n$$

$$V_o = \frac{-V_R (R_f)}{R} (b_1 \times 2^{-1} + b_2 \times 2^{-2} + b_3 \times 2^{-3} + \dots + b_n \times 2^{-n})$$

$$R_f = R$$

$$\Rightarrow V_o = -V_R (b_1 \times 2^{-1} + b_2 \times 2^{-2} + \dots + b_n \times 2^{-n})$$

\downarrow
o/p voltage (analog)

Adv. :

\rightarrow Wide range of resistor values \times needed.

\rightarrow Only 2 resistance values \Rightarrow easier to build.

\rightarrow Node voltages remain anal. even when bin.


o/p change.

\rightarrow No. of bits \uparrow easier to expand by adding more R & 2R set.

Types of ADCs.

(A/D Converter)

↳ Successive Approximation ADC :



⇒ SAR → Successive approximation register (clock given) ADC.

→ Comparator

→ DAC

→ i/p to DAC such that o/p of DAC = $\pm \frac{1}{2}$ LSB

→ Eg: 3-bit SAR sets $b_1, b_2, b_3 \rightarrow$ DAC to its corr. analog $V \rightarrow$ comparator compares V with V_{in} . $V_{in} > V \rightarrow$ SAR sets $b_2 = 1, b_3 = 0$ or resets $b_2 = 0, b_3 = 1$. Technique successively for b_1, b_2 and corr. ~~analog~~ digital for V_{in} .

→ n-bits \Rightarrow within n-clock cycles \rightarrow conversion ✓.


→ Uses binary search technique.

→ $T_c = T(n+1)$

$T_c =$ time to convert, $T =$ time period of clock, $n =$ no. of bits.

Flash ADC (2^n comparators Type ADC) :

- fastest conversion → named so (flash).
- simultaneously compare i/p signals with levels $\pm 1 \text{ LSB}$ apart.
- n -bit $\Rightarrow 2^n - 1$ comparators are connected 2^{n-1} which compare i/p signal simultaneously.
 (V_N)
↓
connected to + of each comparator. (V)
- $V_{REF} = 7V$. Voltage divider → divider the ref. voltage level → connected to -.
- Quantisation error = $\pm \frac{1}{2} \text{ LSB}$.
- Whenever $V > V_A \rightarrow$ comparator o/p = 0 & off.
" $V \leq V_A \rightarrow$ " " = 1
- Code → converted to binary using encoder.



Parameter	Flash ADC	Successive Approx. ADC	Dual Slope ADC.
Speed	Fastest	Fast	Slow
Accuracy	↓	Medium	↑
Cost	↑	Medium	↓
Resolution	Upto 2^8	Upto 2^{18}	Upto 2^{18} $\geq 2^{18}$
hlp hold time	very ↓	depends on no of bits but not flash ADC.	↑
app ⁿ s	↑ speed, (1) digital storage oscilloscope, (2) fibre optics	data acquisition	↑ accuracy, resol ⁿ . Speed is not 1 st priority.