

Procedural Instill Assignment


Vonels
Orishot
curr

- 3) a) forever #10 clk=nclk;
 → only 1 statement, ~~for begin end~~
 not use

- b) To run multiple statements,
 begin end is required.

Inside which the statements

run sequentially one after another.



- 4) Casex (~~casez~~)

3'b ~~1?z~~: y = inter(2);

3'b 0?z: y = inter(1);

3'b 0?1: y = inter(0);

endcase

- 5) Practical use of cases:-

In priority encoder

for = interrupt handling

= decoding opcode in CPU

= In state machines

- 6) Verilog abstraction levels:-

1) Behavioral (similar to C-programmable)

2) Structural / Gate level (include modules)
 current modules

3) Dataflow (directly assigned by assign)

8) Race condition occurs whenever 2 events execute at the same time scheduling region in Verilog, the o/p of the code varies based on compiler (inconsistent result).

→ This is called racing.

→ That is, the o/p cannot be determined something and varies b/w various possible outputs.

initial begin

Ex - $a \leftarrow 23;$

at 0ns,

and $b \leftarrow 32;$

$a = 23, b = 32$

initial begin
 $a \leftarrow b;$

Also at

$b \leftarrow a;$
end

0ns, $a \leftarrow 32, b \leftarrow 23.$

Here, o/p = 23 & 32 when \$display.

= 32 & 23 when \$strobe/
monitor

9) Blocking assign

→ Execute sequentially one after another.
(Execute & assign).

→ Flappens in active region.

→ Used in combinational

Ckt where o/p needs to change immediately.

Non-blocking assign

→ Execute concurrently.
→ Assign concurrently in the NBA region.

→ Used in sequential circuits where o/p

depends on clock.

10)

always —

$$Q_1 = d;$$

= 1 dff

$$Q_2 = Q_1;$$

$$Q_3 = Q_2;$$

end

11)

always —

$$Q_1 <= d;$$

= 3 dff

$$Q_2 <= Q_1;$$

$$\text{end } Q_3 \leftarrow Q_2;$$

12) In non-blocking as the execute

& assignment happen concurrently,
at posedge clock, & taking the
previous value of signals, changing the
order does not change the output.

13)

If sensitivity list has pos/neg edge

using Non-blocking statements infer

a separate flip-flops and assignment
occurs at the specific instance,

that in the actual
hardware

without such sensitivity list, the flop needs to come immediately as flop changes, hence use blocking assignment instead.

15) 3 Diffs -

→ There is no dependency

∴ Order of placing statement

won't matter even if it is blocking statement.

(a) non-blocking

$$Q_1 = d;$$

$$Q_2 = a;$$

$$Q_3 = b;$$

16) 10 synthesizable verilog constructs :-

operators - +, -, &, |, ^, ~

data types - word, wor, wire, reg[7:0], array

- if, else, case, etc.

- and, or, nor, xor,

basic - module, endmodule, function,

event, @ (partial) - negedge/posedge

- always

- begin, end

- blocking, non-blocking, 2'b11, etc.

parameters, compiler directive

10 non-synthesizable (fork, join, force, release)

→ System tasks, real constants, time, event, inbuilt delay, UDP, table, ==, less, →, →>, delay, wait(fft), initial

17) - ~~5 bits~~ 5 bits (5 bit variable)
 $\{e, s\} = a + b + c_n$
(o/p delayed by 1 clk cycle)

18) 1 diff of y.

$$z = x \& y, = \text{one reg.}$$

20) a) CDC is technique of passing a signal from one clk domain to another in such a way that it does not result in metastable output.

b) SoC have various domains connected to it, each operating at a different clock according to their needs. These modules are made by different organisations as well.

c) We use a synchroniser (which is like a shift register (also)) that gives necessary delay to signal to settle down and cross to next clock domain without glitches. Thus preventing metastability.

2) Timescale has 2 components

Timestep Timeprecision.

b) ~~timescale~~ timescale 10ns/1ns

c) timescale 1ns/1ns.

i) During clock generations,

if we want a tp of 12.

$\therefore \text{tp}/2 = 5.5$ is
round upto 6.

$\therefore \text{O/p tp} = 12.$

d) i) timescale 1ps/1ps

cause too much computational load.

ii) Slow code ~~execution~~ & simulation but highly precise simulation.

22) Interdelay statement - the delay occurs after the end or in the beginning of statement execution & assignment.

Intradelay - delay occurs in the middle of statement execution & assignment.

- b) Delays are non-synthesizable, hence not applicable for RTL design.
- c) ~~#~~ #10 a = 10; - inter delay.
- d) a = #10 10; - intra delay.
- 2) a) System task is a predefined task in verilog that executes a particular operation.
Ex - \$plusargs(); — takes user arg.
fflush(); — end simulation.
\$display(); — print o/p in transcript.
- c) Various categories of system task:-
- (1) Takes user arg = \$value \$plusargs
 - (2) \$fflush / \$stop = ends / stops simulation
 - (3) \$display / \$monitor / \$write / \$strobe = write msg on screen
 - (4) \$feof = find end of file
\$fclose = close file
 - (5) bacedoor = \$readmemh / \$readmem
\$writememh / \$writemem

f) Display window default transcript.

h) \$stop = stops the program

(used for debugging)

(breakpoint)

\$finish = end the program.

ii) Breakpoints are useful in understanding changes to program o/p in each line of code as simulation progresses.

i) \$write

→ points in same line as last line.

\$write("1");
\$write("0");

O/p = 10

\$display

→ points in new line after being called.

\$display("1");
\$display("0");

O/p = 1
0

\$write

j) \$strobe

→ executes at the end of timestep in scheduling region (in monitor region)

→ executes at active region.

ex., a = 10;
a <= 5;

\$stop(\$display(a));
\$write("%d", a);

O/p = 5 → strobe
10 → display,

k) gettime

- assigned
- It ^{returns} ~~suggests~~ integer type output.
Ex - 1ns, 2ns, etc.
- less precise

↓ realtime

- It returns float type timestamp of current time
Ex - 1.3 ns, 2.166
- more precise.

24-b Seed production makes for random
produce different offspring for energy
all different seed i/p. Hence various
kinds of ~~seed~~ stimuli can be generated.

25) Compiler directive is a macro that is used to instruct the compiler on how the simulation shall run.

b) Various compiler directives are :-

- finescale — how simulation must run wst fine.

'define - holds constant / expression
(increase reusability of code)

'ifdef' / 'endif' / 'else' - can be used
to implement
conditional compilation

Include : import other files for current file

c) Macro BUS / `BUS increases reusability & of datatype declaration. Name coding is easier.

d) Two ways of macro definition -

① `define BUS = sig[9:0]
module -

endmodule

or

② vlog +b +define +BUS=sig[7:0]

→ It declared simultaneously, the one used in run.do file get executed & other opts overridden.

e) Macro

→ Macro line 'define can be used suppose of parameter.

→ They support constant, as well as expression.

Parameter

→ Parameter can be declare and to ~~use~~ ~~use~~ associate constants in code.

→ They make use of these constant reusable.

Parameter can be easily overridden by testbench. Hence for verification they are preferable.