

Procedural Design Assignment

3) a) forever ~~#10~~ clk = nclk;

→ Only 1 statement, ~~for~~ begin and not use

b) To run multiple statements, begin end is required.

Inside which the statements run sequentially one after another.

```
1 xz
= 1x1, 1x0, 1xx, 1xx
1?x
= 11x, 10x, 1xx, 1xx
```

4) Casez (^{inter} ~~2000~~)

3'b 1xz : y = inter(23);

3'b 01z : y = inter(17);

3'b 001 : y = inter(03);

endcase

5) Practical use of cases:-

In priority encoder

for = interrupt handling

= decoding opcode in CPU

= In state machines.

6) Verilog abstraction levels:-

1) Behavioral (similar to C-programming)

2) Structural / Gate level (include modules, current modules)

for design 3) Dataflow (directly assigned by assign)

8) Race condition occurs whenever 2 ^{events} ~~statements~~ execute at the same same scheduling region in Verilog, ~~and~~ the o/p of the code varies based on compiler (inconsistent result).

→ This is called racing.

→ That, is, the o/p cannot be determined ^{something} and varies b/w various possible outputs.

Ex - initial begin
a ← 23;

at 0ns,

and b ← 32;
initial begin
a ← b;

a = 23, b = 32

end b ← a;
end

Also at

0ns, a ← 32, b ← 23.

Here, o/p = 23 & 32 when \$display.

= 32 & 23 when \$strobe/
monitor

9) Blocking assign

Non-blocking assign

→ Execute sequentially one after another.
(Execute & assign).

→ Execute concurrently.
→ Assign concurrently in the NBA region.

→ Happens in active region.

→ Used in sequential circuits where o/p ^{change} depends on clock.

→ Used in combinational ckt where o/p needs to change immediately.

10)

always _____

$Q_1 = d;$

$Q_2 = Q_1;$

$Q_3 = Q_2;$

end

= 1 dff

11)

always _____

$Q_1 <= d;$

$Q_2 <= Q_1;$

end $Q_3 <= Q_2;$

= 3 dff

12) In non-blocking as the execute & assignment happen concurrently, at posedge clock, & taking the previous value of signals, changing the order does not change the output.

13) If sensitivity list has pos/neg edge

using Non-blocking statements infer

a separate flipflops and assignments

occurs at the specific instance, like

that in the actual hardware

Without such sensitivity list, the o/p needs to come immediately as i/p changes, hence use blocking assignment instead.

15) 3 Diffs -

→ There is no dependency

∴ Order of placing statement won't matter even if it is blocking statement.

(a) the clk

$Q_1 = d;$

$Q_2 = a;$

$Q_3 = b;$

16) 10 synthesizable verilog constructs :-

Operators - +, -, &, |, ^, ~

data types - wire, wor, wire, reg[7:0], array.

- if, else, case, etc.

- and, or, nor, ~~xnor~~.

basic - module, endmodule, function, event, @(partial) - negedge/posedge.

- always

- begin, end

- blocking, non-blocking, 2'b11, etc.

parameters, compiler directive

10 non-synthesizable (fork, join, force, release)

→ System tasks, real constants, time, event, inbuilt gate delay, UDP, table, $==$, $!=$, $1 \leq 1$, \rightarrow , $\rightarrow\rightarrow$, delay, wait(#), initial

17) - ~~1 dff~~ 5 dff (5 bit variable)
 $\{c, s\} = a + b + \text{cin}$
(o/p delayed by 1 clk cycle)

18) 1 dff of y.

$z = x \& y$ = ~~output~~ reg.

20) a) CDC is technique of passing a signal from one clk domain to another in such a way that it does not result in metastable output.

b) SOC have various domains connected to it, each operating at a different clock according to their needs. These modules are made by different organisations as well.

c) We use a synchroniser (which is like a shift register (MSO)) that gives necessary delay to signal to settle down and cross to next clock domain without glitches. Thus preventing metastability.

21) Timescale has 2 components
Timescale $\swarrow \searrow$
Timestep Timeprecision.

b) ~~Fast~~ Timescale 10ns/1ns

c) Timescale 1ns/1ns.

i) During clock generation,
if we want a tp of 12.

$\therefore tp/2 = 5.5$ is
round upto 6.

$\therefore O/p\ tp = 12.$

d) i) Timescale 1ps/1ps

— cause too much
computational load.

ii) Slow code ~~execution~~ simulation but
highly precise simulation.

22) Interdelay statement — the delay
occurs after the end or in the beginning
of statement execution & assignment.

Intradelays — delay occurs in the middle
of statement execution & assignment.

b) Delays are non-synthesizable, hence not applicable for RTL design.

c) ~~10~~ #10 a = 10; - inter delay.

d) a = #10 10; - intra delay.

23)

a) System task is a predefined task in Verilog that executes a particular operation.

Ex - \$value\$ plus args () - ~~task~~ _{uses} _{arg.}

\$finish(); - end simulation.

\$display(); - print o/p in transcript

c) Various categories of system task:-

(1) task user arg = \$value\$ plus args

(2) \$finish / \$stop = ends / stops simulation

(3) \$display / \$monitor / \$write / \$strobe = write msg on transcript

(4) • \$feof = find end of file
\$fclose = close file.

(5) backdoor = \$readmemh / \$readmemw
\$writememh / \$writememw

24)

\$ Display window default = transcript.

h) \$stop = stops the program
(used for debugging).
(breakpoint)
\$finish = end the program.

ii) Breakpoints are useful in understanding changes to program o/p in each line of code as simulation progresses.

i) \$write

→ prints in same line as last line.

```
$write ("1");
```

```
$write ("0");
```

O/p = 10

\$display

→ prints in new line after being called.

```
$display ("1");
```

```
$display ("0");
```

O/p = 1
0

j) \$strobe

→ executes at the end of timestep in scheduling region (in monitor region)

\$write

→ executes at active region.

```
ex. a = 10;
```

```
a <= 5;
```

```
$strobe ("%d", a);
```

```
$write ("%d", a);
```

O/p = 5 - strobe
10 - display.

k) integer unsigned
 → It ~~support~~ ^{return} integer
 type output.
 Ex - 1ns, 2ns, etc.
 → less precise

realtime
 → It returns float
 type time stamp of
 current time
 Ex - 1.3 ns, 2.16ns
 → more precise.

24-b Seed ~~produces~~ makes \$ random
 produce different o/p for ~~any~~
 all different seed i/p. Hence ~~same~~ ^{various}

Kind of ~~various~~ stimulus can be generated.

25) Compiler directive is a macro ^{keyword} that is
 used to instruct the compiler on how
 the simulation shall run.

b) Various compiler directives are:-

• 'timescale - how simulation must
 run w.r.t time.

'define - holds constant / ~~expression~~
 (increase reusability of code)

'ifdef / 'endif / 'elsif - can be used
 to implement
 feature selectively
 in design

'include - import other files
 to current file.

c) Macro BUS / 'BUS increases readability & of datatype declaration. Name coding carrier.

f) Two way of macro definition -

① 'define BUS reg[7:0]

module

endmodule

or

② vlog tb + define + BUS = reg[7:0]

→ It declared simultaneously, the one used in run, the file get executed & other gets overridden.

g) Macro

→ Macro like 'define can be used supplier of parameter.

→ They support constant, as well as expression.

Parameter

→ Parameter can be used to ~~state~~ ^{declare} ~~code~~ constants in code.

→ They make use of these constant reusable.

Parameters can be easily overridden in testbench. Hence for verification, they are preferable.