


Septum Task:-

1) Shift register



module shift-reg-3stage (input $in, out_{reg_0}, reg_1, reg_2$;
reg Q_0, Q_1, Q_2 ;

always @ (posedge clk)

$$Q_0 \leftarrow in;$$

$$Q_1 \leftarrow Q_0;$$

~~$$out \leftarrow Q_1;$$~~

Application end

Shift registers are used in making memory.

→ In solving CDC problems b/w modules.

→ Serial to parallel, parallel to serial conversion.

→ Frequency division.

→ Producing time delay.

→ High speed data transmission.

2) Synchronizer

- A synchroniser is a technique of passing a signal coming from a module with ~~one~~ different clock to another module operating wrt another different clock. in order to prevent metastable state.
- This is necessary to prevent racing conditions from arising in CDC.
- As signal passes b/w different clock domains, they can give rise to racing & metastable condition (due to different hold/setup time).

Application -

- In CDC
 - Communication interfaces like SPI, I₂C, etc.
- b) Sometimes while signal crossing b/w domain, delay is not enough i.e., if may arrive at uncertain time of hold/setup, causing metastability. In order to ensure reliability & give proper delay, multi-stage synchronizers are added.
(Signal stabilizes before passing).

2) Timescale

→ timescale is a macro / compiler directive in netlist that instructs the compiler what should be the ~~time~~ individual time units & time precision ~~for~~ simulation.

→ Delays are interpreted on the basis of timescale of timescale

e.g. Timescale 1ns/1ps

#10 → means 10 ns delay.

→ Time precision helps in accurate timing analysis of circuit & affects simulation resolution results

e.g. # $\left(\frac{11}{2}\right)$ = 5 ns for ~~timeprecision~~ timeprecision
(delay rounded up to 1 ns) = 1 ns

$\delta = 5.500 \text{ ps}$ for timeprecision
(delay rounded up to 1 ps) = 1 ps


Time step - Smallest increment by which simulation time advances. (How often values are updated during simulation)
Time precision → more accurate result ~~postures~~, more computation

Time step → faster simulation, lower accuracy

→ Default Timescale 1ns/1ns in question

1) Scheduling regions in Verilog :-

→ They define the order in which events/ statements are processed during simulation.



Active region

→ Here, is where events are evaluated. ~~blocking & NB assign~~ Also assigned in blocking statement.

Inactive

→ Events scheduled at #0, delta delay, execute here after active region, but before next time step.

→ Helps in solving racing cond.

NBA

→ ~~stores up to~~ NBA assignments are evaluated in active / but assigned in NBA region.

Monitor

→ monitor, if strobe execute here, after all assignments are done, at the very end, conclusion of events in timestep.

→ No assignments, only observation.

5) Inter delay statements

Ex initial
~~#10 a = 10;~~ #10 - a = 10;

#10; a = 10;

or
#10; a <= 10;

begin

Inseta delay statement (ex-gate delay)

~~#10 a = b+c;~~ \rightarrow a = assigned 10 after 10 sec.
but (b+c) evaluated at 0ns.

a = #10 b+c;

L ~~a~~ a = declared at 0ns

(b+c) evaluated ~~at~~ 10ns.

assignment after 10 ns.

6) System tasks:-

display, \$monitor, \$display, \$stroke, \$work

\$randomize;

file = \$fopen, \$fclose, \$feof, \$fdisplay,
\$fwrite, \$fread

ready arg: \$value \$plusargs

ready sim = \$stop, \$finish

background access = \$readmemh, \$readmemb,
\$writememh, \$writememb

Seed

- \$random(seed) is a system function used to generate a random 32-bit value which can be assigned to variable.
- After each consecutive run, random generates a new value.
- Seed - This value is used to generate a different sequence of bits than usual.
- Each seed value, generates a different random no.
- In real life seed can be generated using \$time, or freetime or by giving delay.
- Also seed can be the off of previous execution time is at least overlap of this ensures random numbers.

8) Compiler directives :-

- Compiler directives is a keyword in verilog that is used to instruct the compiler during compilation about aspects of simulation.
Ex. - `timescale goes tells computer about timestep / fine precision to be followed during simulation.
- They are overridden in the run.do file during compilation.

→ They don't affect the hardware implementation directly.

④ Types

- i) `define - To define ~~macro~~ constants / expression for reducing repetitive code.
 `define WIDTH = 8
- ii) `undef - Undefine a previously defined macro.
 `undef WIDTH
- iii) `include - include external files for modularity/reusability.
 include "design.sv"
- iv) `ifdef - Conditional compilation (for implementing features/testcases)
 `ifdef feature
- v) `timescale - set timing in simulation.
- vi) `celldefine - mark a code block as a cell.

9) Parameter (local)

→ Declared inside module

→ Overridden in ~~the~~ module instantiation

→ Can hold constants,
~~variables~~

→ To define module parameters.

Macro (`define)

→ Declared outside module.

→ Dimension in compilation
~~area~~

→ `define can be overridden by

 → Can hold (remote) constants

→ Used for debugging, expressions

→ Macro are generally preferred for conditional compilation, & debugging as they can store both constant & expressions.

10) XMR

XMR = Cross Module Reference

→ XMR ~~referenc~~ is a method of referencing to ~~another~~ one module inside another module. And passing ~~argument~~ through the current module to the other one.
→ we can access piece of code like variable, task, functions from different module to present module.

Ex - module tb;
integer a ; task print();
\$display("%d", a);
endmodule endtask

module top;

tb t(); - mod. instantiation

t.a = 10;

t.print(); O/p = 10.

endmodule.

14) Vector good practice - use relevant words
- scalar = small vector = small
- ~~vector~~ array = Capital.

parameter good practice :- write in capital.