


## System Task:-

### 1) Shift register



module Shift-reg-3stage (input in, output reg out);  
reg Q1, Q0;

always @ (posedge clk)

Q0 <= in;

Q1 <= Q0;

Q2 <= Q1;

Application end

Shift registers are used in making memory.

→ In solving CDC, problems b/w modules.

→ Serial to parallel, parallel to serial conversion.

→ Frequency division.

→ Producing time delay.

→ High speed data transmission.

## 2) Synchronizer

→ A synchronizer is a technique of passing a signal coming from a module with ~~different~~<sup>one</sup> clock to another module operating w/ another different clock.

→ This is necessary <sup>in order</sup> to prevent metastable ~~race~~ conditions from arising in CDC.

→ As signal passes b/w different clock domains, they can give rise to ~~race~~ & metastable condition (due to different hold/setup time).

### Application -

→ In CDC.

→ Communication interfaces like SPI, I2C, etc.

b) Sometimes while signal crossing b/w domain, delay is not enough, i.e., it may arrive at uncertain time of hold/setup, causing metastability.

In order to ensure reliability & give proper delay, multi-stage synchronizers are added.

(Signal stabilizes before passing).

## 2) Timescale

→ Timescale is a macro/compiler directive in verilog that instructs the compiler as to what should be the ~~time~~ individual time units & time precision ~~during~~ <sup>for</sup> simulation.

→ Delays are interpreted on the basis of timescale of timescale.

Ex - Timescale 1ns/1ps-

#10 → mean 10 ns delay.

→ Time precision helps in accurate timing analysis of circuit & affects simulation resolution results.

Ex -  $\#(\frac{11}{2}) = 5 \text{ ns}$  for ~~time~~ time precision = 1 ns  
(delay rounded up 1 ns)

$\& = 50500 \text{ ps}$  for time precision  
(delay rounded upto <sup>nearest</sup> 1 ps) = 1 ps

Time step - Smallest increment by which simulation time advances. (How often values are updated in simulation)


Time precision ↑ more accurate result ~~costs~~, more computation

Time step ↑ = faster simulation, lower accuracy

→ Default Timescale 1ns/1ns in questasim

4) Scheduling regions in Verilog :-

→ They define the order in which <sup>statement / process</sup> events / are processed during simulation.



Active region

→ Here, is where are evaluated.

~~blocking~~ blocking & NB assigned

Also assigned in blocking statement.

InActive

→ Events scheduled at #0, delta delay, execute here after active region, but before next time step.

→ helps in solving racing cond<sup>n</sup>.

NBA

→ ~~statements~~ NBA assignments are evaluated in active / but assigned in NBA region.

Monitor

\$monitor, \$strobe execute here after all assignments are done, at the very end, conclusion of events in timestep.

→ No assignments, only observation.



5) Inter delay statements

Ex <sup>initial</sup> ~~#10~~ ~~a = 10;~~ #10 - a = 10;

#10; a = 10;

or  
#10; a <= 10;

begin

Intra delay statement (ex-gate delay)

~~#10~~ a = b+c; — a = assigned 10 after 10 sec. but (b+c) evaluated at 0.

a = #10 b+c;

— a = declared at 0 ns  
(b+c) evaluated at 10 ns.  
assignment after 10 ns.

6) System tasks:-

display. \$monitor, \$display, \$stroke, \$write

randomisation:

file = \$fopen, \$fclose, \$feof, \$fdisplay, \$fmonitor

reading args: \$value \$plusargs

ending sim = \$stop, \$finish

backdoor access = \$readmemb, \$writememb, \$readmemb, \$writememb

## Seed

- \$random(seed) is a system function used to generate a random 32-bit value which can be assigned to variable.
- After each consecutive run, \$random generates a new value.

Seed - This value is used to generate a different sequence of bits than usual.

- Each seed value, generates a different random no.

In real life seed can be generated using \$time, or \$realtime or by giving delay.

Also seed can be the o/p of previous execution.

- This ensures time is a ~~at~~ least overlap of random numbers.

## 8) Compiler directives :-

→ Compiler directives is a keyword in verilog that is used to instruct the compiler during compilation about aspects of simulation.

Ex - 'timescale ~~gives~~ tells compiler about timestep / time precision to be followed during simulation.

- They are overridden in the run.do file during compilation.

> They donot affect the hardware implementation directly.

## 6 Types

i) `'define` - To define ~~macros~~ constants / expression for reducing repetitive code.

`'define WIDTH = 8`

ii) `'undef` - Undefine a previously defined macro.

`'undef WIDTH`

iii) `'include` - include external files for modularity, reusability.

`'include "Design.sv"`

iv) `'ifdef` - Conditional compilation (for implement feature / features)

v) `'timescale` - set timing in simulation.

vi) `'celldefine` - mark a code block as a cell.



## 9) Parameter (local)

→ Declared inside module

→ Overridden in ~~code~~ module instantiation

Can hold constants,

To define module parameters.

## Macro (`'define`)

→ Declared outside module.

→ ~~Overridden in compilation~~

~~code~~  
→ `'define` can be overridden in (runtime) compilation

→ Can hold constants / expressions

→ Used for debugging.

→ Macros are generally preferred for conditional compilation, & debugging as they can store both constant & expressions.

⑩

#### 10) XMR

XMR = Cross Module Reference.

→ XMR ~~refers to~~ is a method of referencing ~~to another~~ <sup>one</sup> module inside another module. And <sup>declaring & passing</sup> argument through the current module to the other one.

→ we can access piece of code like variable, task, functions from different module to present module.

Ex - module tb;  
integer a; task print();  
end module <sup>\$display("%d", a);</sup> end task

module top;

tb t(); - mod. instantiation.

t-a = 10;

t.print(); O/p = 10.

end module.

14) Vector good practice - use relevant words.  
- scalar = small vector = small  
- ~~vector~~ array = Capital.

parameter good practice :- write in capital.