

FPGA based real time low latency image convolution

Apurva Nandan, Nitish Vikas Deshpande,
Tushar Singhal, Anshul Patel, Japneet Singh

Electronics Club IIT Kanpur
Summer Project 2018

Contents

1	Getting Started	2
1.1	Intro	2
1.1.1	What is FPGA?	2
1.1.2	What is HDL?	2
1.1.3	Why FPGA and not something like ASIC?	2
1.1.4	Specifications of our FPGA Board and additional components	3
1.2	VGA	3
1.2.1	What is VGA	3
1.2.2	What we did?	4
1.2.3	Our observations	4
2	Image convolution	7
2.1	Introduction	7
2.1.1	Definition	7
2.1.2	Maths behind it	7
2.2	Implementation in vhdl	7
2.2.1	Single convolution block diagram	7
2.2.2	Buffer module	8
3	XPS	30
3.1	Introduction to XPS	30
3.2	Why is it of use to us?	30
3.3	From where did we start?	31
3.4	A step by step guide to create your own pcore	31
3.4.1	Start from template	31
3.4.2	What's present in pcores ?	32
3.4.3	Adding IP core to your design	34
3.4.4	Connect your IP with other components of design	36
3.4.5	Your design is ready !!!	37
3.5	From XPS to SDK	37

Chapter 1

Getting Started

1.1 Intro

1.1.1 What is FPGA?

FPGA stands for field programmable gate array. As the name suggests FPGA's are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. It is basically a device which you can use to configure Logic blocks by just writing a program in a language such as Verilog/VHDL or any other so-called Hardware description Languages(HDL). FPGA's can be configured to perform complex combinational functions, or merely simple logic gates like AND or XOR.

1.1.2 What is HDL?

HDL stands for Hardware description Language. It is a language used to describe the structure of Electronic circuit most commonly Digital electronic circuit. VHDL and Verilog are two most common HDL's. VHDL stands for Very high Speed Integrable Hardware description Language.

1.1.3 Why FPGA and not something like ASIC?

As you know An **Application-Specific Integrated Circuit (ASIC)** is an integrated circuit (IC) customized for a particular use, rather than intended for general-purpose use. An ASIC can no longer be altered after it gets out of the production line. The programmable nature of an FPGA allows the manufacturers to correct mistakes and to even send out patches or updates after the product has been bought.



Figure 1.1: Virtex-5 XUPV5-LX110T

1.1.4 Specifications of our FPGA Board and additional components

We will be using Virtex-5 XUPV5-LX110T FPGA board. It has 128KB of BRAM which is too small to store the data coming from a camera/pc through VGA. But, fortunately it has 256MB of DDR2 RAM which is quite sufficient for our purpose to store the input coming from Camera/pc. This Version of FPGA has VGA in and DVI out ports. We will be using a HDMI to VGA converter to input the data to our FPGA and to display the output of FPGA on a monitor we will be using DVI to VGA converter and display the output on monitor. To upload code on our FPGA board we will use JTAG cable which will directly upload the compiled code on FPGA on just a click.

We will need the following software's

- Xilinx ISE design Suite (preferably use Linux)
- Xilinx Platform Studio
- Xilinx Software Development Kit
- ChipScope

1.2 VGA

1.2.1 What is VGA

VGA stands for video graphics array. A VGA video signal contains 5 active signals. Two signals compatible with TTL logic levels, horizontal sync and



to vga.jpeg

Figure 1.2: HDMI to VGA converter

vertical sync, are used for synchronization of the video. Three analog signals with 0.7 to 1.0-Volt peak-to-peak levels are used to control the colour. The colour signals are Red, Green, and Blue. They are often collectively referred to as the RGB signals. By changing the analog levels of the three RGB signals all other colours are produced.

1.2.2 What we did?

We created a red jpeg file using paint by setting R value to 255 and G , B to 0. We then removed the VGA cable from the monitor and tested this image signals using an oscilloscope. See fig 1.3 for the pinout of VGA port.

1.2.3 Our observations

We observed the Hsync, Vsync and colour signals on the oscilloscope. In fig1.4, the pink graph is Hsync and yellow graph is red colour signal. Observe the small gap in the 2 graphs. This is known as porching. In fig 1.5, the yellow graph is Vsync and pink graph is red colour signal. the main purpose is to give the time to beam scanning for reverse direction (right to left) to start new line.






Figure 1.3: VGA port



vs hsync.jpg

Figure 1.4: red vs hsync



vs vsync.jpg

Figure 1.5: red vs vsync

Chapter 2

Image convolution

Implementation of image convolution in `vhdl`

2.1 Introduction

2.1.1 Definition

Image convolution is a common algorithm used to filter images. It can be found in most graphics editors, such as Adobe Photoshop and GNU Image Manipulation Program. Typical filters are blur, sharpen and edge detection.

2.1.2 Maths behind it

The image convolution algorithm uses discrete convolution for two dimensions, the definition is shown in the equation below.

$$O(x, y) = \sum_{i=-\infty}^{\infty} \sum_{j=-\infty}^{\infty} I(x-i, y-j) \cdot H(i, j)$$

Where $O(x, y)$ is the pixel at position (x, y) in the output image, $I(x, y)$ is the corresponding pixel in the input image and $H(i, j)$ is the filter kernel.

2.2 Implementation in `vhdl`

2.2.1 Single convolution block diagram

The image convolution consists of the following main modules.

- buffer module
- convolution module
- filter selection module




Figure 2.1: convolution

- Clock Divider Module

The input is in form of 1 d array with the 3 values of each pixel in a series. For example , consider the stream of pixels with colour as red(255,0,0) , green(0,255,0) , blue(0,0,255) then the data in stream will be 11111111 00000000 00000000 00000000 11111111 00000000 00000000 00000000 11111111 .

Each 8 bit vector value will be received by the top module with every rising edge of clock. This stream of data will pass through the buffer module and then for convolution the buffer module will extract the 9 pixel values as shown in the figure.(9 since we are using a 3x3 convolver).

2.2.2 Buffer module

We implemented circular buffer using fifo(first in first out). A circular buffer, circular queue, cyclic buffer or ring buffer is a data structure that uses a single, fixed-size buffer as if it were connected end-to-end. This structure lends itself easily to buffering data streams. The useful property of a circular buffer is that it does not need to have its elements shuffled around when one is consumed. (If a non-circular buffer were used then it would be necessary to shift all elements when one is consumed.) In other words, the circular buffer is well-suited as a FIFO buffer while a standard, non-circular buffer is well suited as a LIFO buffer.

The following is a fifo of 9 depth. The pixel data is read at every rising edge. This fifo has 3 pipes . The data is read from these 3 pipes situated at an interval of 3. The read pointers are incremented after every clock cycle.

This is a prototype of our fifo module.




Figure 2.2: Single convolution

```

1  entity smallfifo is
2  generic(
3  fifodepth : integer := 9;
4  pixelvectorsize : integer := 8;
5  stride : integer := 1
6  );
7  port (
8
9  clk :in std_logic ;
10 datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
11 dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
12 dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
13 dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
14 wr :in std_logic;
15 rd1 :in std_logic;
16 rd2 :in std_logic;
17 rd3 :in std_logic;
18 full :out std_logic;
19 reset : in std_logic
20 );
21
22
23
24
25
26

```




Figure 2.3: Circular buffer




Figure 2.4: starts filling




Figure 2.5: fifo 1 is full




Figure 2.6: fifo 2 is full




Figure 2.7: fifo 3 is full and pipes are activated




Figure 2.8: pipes start shifting

```

27 end smallfifo;
28
29 architecture Behavioral of smallfifo is
30 type pixels_in_a_row is array(0 to fifodepth -1 ) of std_ulogic_vector(pixelvectorsize-1 downto 0);
31 signal pix_row : pixels_in_a_row :=(others => (others => '0'));
32 constant nbits : natural := integer(ceil(log2(real(fifodepth))));
33 begin
34 process(clk) --writing process
35
36 variable writeptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
37 variable fullvar : std_logic:='0';
38 begin
39 if(clk'event and clk='1' and wr ='1') then
40 pix_row(conv_integer(writeptrc)) <= datain;
41 writeptrc := writeptrc+'1';
42 end if;
43 if(writeptrc=conv_std_logic_vector(fifodepth,nbits))then
44 writeptrc:=(others => '0');
45 fullvar:= '1';
46 end if;
47 if(reset = '1') then
48 writeptrc := (others => '0');
49 fullvar:= '0';
50 end if;
51 full<=fullvar;
52 end process;
53 process(clk) --reading process 1
54 variable rptrc: std_logic_vector( nbits-1 downto 0):=( others => '0');
55 begin
56 if(clk'event and clk ='0' and rd1='1') then
57 dataout1 <= pix_row(conv_integer(rptrc));

```

```

58  r1ptrc:= r1ptrc+'1';
59  end if;
60  if(r1ptrc=conv_std_logic_vector(fifodepth-6,nbits))then
61  r1ptrc:=(others => '0');
62  end if;
63  if(reset = '1') then
64  r1ptrc := (others => '0');
65  end if;
66  end process;
67
68  process(clk) --reading process 2
69  variable r2ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(3,nbits);
70  begin
71  if(clk'event and clk ='0' and rd2='1') then
72  dataout2 <= pix_row(conv_integer(r2ptrc));
73  r2ptrc:= r2ptrc+'1';
74  end if;
75  if(r2ptrc=conv_std_logic_vector(fifodepth-3,nbits))then
76  r2ptrc:=conv_std_logic_vector(3,nbits);
77  end if;
78  if(reset = '1') then
79  r2ptrc := conv_std_logic_vector(3,nbits);
80  end if;
81  end process;
82
83  process(clk) --reading process 3
84  variable r3ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(6,nbits);
85  begin
86  if(clk'event and clk ='0' and rd3='1') then
87  dataout3 <= pix_row(conv_integer(r3ptrc));
88  r3ptrc:= r3ptrc+'1';
89  end if;
90  if(r3ptrc=conv_std_logic_vector(fifodepth,nbits))then
91  r3ptrc:=conv_std_logic_vector(6,nbits);
92  end if;
93  if(reset = '1') then
94  r3ptrc := conv_std_logic_vector(6,nbits);
95  end if;
96  end process;
97
98
99  end Behavioral;

```

This is a fifo of depth 1920.

```

1  entity fifo is
2  generic(

```

```

3  fifodepth : integer := 150;
4  pixelvectorsize : integer := 8;
5  stride : integer := 1
6  );
7  port (
8
9  clk :in std_logic ;
10 datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
11 dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
12 dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
13 dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
14 dataout :out std_ulogic_vector(pixelvectorsize -1 downto 0);
15 wr :in std_logic;
16 rd1 :in std_logic;
17 rd2 :in std_logic;
18 rd3 :in std_logic;
19 rd :in std_logic;
20 full :out std_logic;
21 reset : in std_logic
22 );
23 end fifo;
24
25 architecture Behavioral of fifo is
26 type pixels_in_a_row is array(0 to fifodepth -1 ) of std_ulogic_vector(pixelvectorsize-1 downto 0);
27 signal pix_row : pixels_in_a_row :=(others => '0');
28 constant nbits : natural := integer(ceil(log2(real(fifodepth))));
29 begin
30 process(clk) --writing process
31
32 variable writeptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
33 variable fullvar : std_logic:='0';
34 begin
35 if(clk'event and clk='1' and wr ='1') then
36 pix_row(conv_integer(writeptrc)) <= datain;
37 writeptrc := writeptrc+'1';
38 end if;
39 if(writeptrc=conv_std_logic_vector(fifodepth,nbits))then
40 writeptrc:=(others => '0');
41 end if;
42 if(writeptrc=conv_std_logic_vector(fifodepth-1 ,nbits))then
43 fullvar:= '1';
44 else
45 fullvar:= '0';
46 end if;
47 if(reset = '1') then
48 writeptrc := (others => '0');
49 fullvar :='0';

```

```

50  end if;
51  full<=fullvar;
52  end process;
53  process(clk) --reading process 1
54  variable r1ptrc: std_logic_vector( nbits-1 downto 0):=( others => '0');
55  begin
56  if(clk'event and clk ='0' and rd1='1') then
57  dataout1 <= pix_row(conv_integer(r1ptrc));
58  r1ptrc:= r1ptrc+'1';
59  end if;
60  if(r1ptrc=conv_std_logic_vector(fifodepth-6,nbits))then
61  r1ptrc:=(others => '0');
62  end if;
63  if(reset = '1') then
64  r1ptrc := (others => '0');
65  end if;
66  end process;
67
68  process(clk) --reading process 2
69  variable r2ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(3,nbits);
70  begin
71  if(clk'event and clk ='0' and rd2='1') then
72  dataout2 <= pix_row(conv_integer(r2ptrc));
73  r2ptrc:= r2ptrc+'1';
74  end if;
75  if(r2ptrc=conv_std_logic_vector(fifodepth-3,nbits))then
76  r2ptrc:=conv_std_logic_vector(3,nbits);
77  end if;
78  if(reset = '1') then
79  r2ptrc := conv_std_logic_vector(3,nbits);
80  end if;
81  end process;
82
83  process(clk) --reading process 3
84  variable r3ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(6,nbits);
85  begin
86  if(clk'event and clk ='0' and rd3='1') then
87  dataout3 <= pix_row(conv_integer(r3ptrc));
88  r3ptrc:= r3ptrc+'1';
89  end if;
90  if(r3ptrc=conv_std_logic_vector(fifodepth,nbits))then
91  r3ptrc:=conv_std_logic_vector(6,nbits);
92  end if;
93  if(reset = '1') then
94  r3ptrc := conv_std_logic_vector(6,nbits);
95  end if;
96  end process;

```



```

97
98 process(clk) --reading process
99 variable readptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
100 begin
101 if(clk'event and clk ='0' and rd='1') then
102 dataout <= pix_row(conv_integer(readptrc));
103 readptrc := readptrc+'1';
104 end if;
105 if(readptrc=conv_std_logic_vector(fifodepth,nbits))then
106 readptrc:=(others => '0');
107 end if;
108 if(reset = '1') then
109 readptrc := (others => '0');
110 end if;
111 end process;
112
113 end Behavioral;

```

This is the top module. In this module data is sent and 9 pixel values are extracted from the 9 pipes.

```

1 entity bigfifo is
2 generic(
3 pixelvectorsize : integer := 8;
4 );
5
6
7
8 port (
9 datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
10 clock : in std_logic ;
11 pixel_1 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
12 pixel_2 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
13 pixel_3 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
14 pixel_4 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
15 pixel_5 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
16 pixel_6 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
17 pixel_7 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
18 pixel_8 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
19 pixel_9 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
20 datardy :out std_logic;
21 reset : in std_logic
22 );
23
24 end bigfifo;
25
26 architecture Behavioral of bigfifo is

```

```

27  component fifo is
28  port(
29  clk :in std_logic ;
30  datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
31  dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
32  dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
33  dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
34  dataout :out std_ulogic_vector(pixelvectorsize -1 downto 0);
35  wr :in std_logic;
36  rd1 :in std_logic;
37  rd2 :in std_logic;
38  rd3 :in std_logic;
39  rd :in std_logic;
40  full :out std_logic;
41  reset : in std_logic
42  );
43  end component;
44
45  component smallfifo is
46  port (
47
48  clk :in std_logic ;
49  datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
50  dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
51  dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
52  dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
53  wr :in std_logic;
54  rd1 :in std_logic;
55  rd2 :in std_logic;
56  rd3 :in std_logic;
57  full :out std_logic;
58  reset : in std_logic
59  );
60  end component;
61
62  -- internal fifo connections
63  signal f1_to_f2 : std_ulogic_vector(pixelvectorsize -1 downto 0);
64  signal f2_to_f3 : std_ulogic_vector(pixelvectorsize -1 downto 0);
65  -- write enable in individual fifo
66  signal wr_enable1 : std_logic := '1';
67  signal wr_enable2 : std_logic := '0';
68  signal wr_enable3 : std_logic := '0';
69  -- read enable from 3 pipes in fifo1
70  signal fifo1_r1 : std_logic := '0';
71  signal fifo1_r2 : std_logic := '0';
72  signal fifo1_r3 : std_logic := '0';
73  -- read enable from 3 pipes in fifo2

```

```

74 signal fifo2_r1 : std_logic := '0';
75 signal fifo2_r2 : std_logic := '0';
76 signal fifo2_r3 : std_logic := '0';
77 -- read enable from 3 pipes in fifo3
78 signal fifo3_r1 : std_logic := '0';
79 signal fifo3_r2 : std_logic := '0';
80 signal fifo3_r3 : std_logic := '0';
81 -- read for popping out values from 1 fifo and send to next fifo
82 signal fifo1_r : std_logic := '0';
83 signal fifo2_r : std_logic := '0';
84
85 signal pixel_1_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
86 signal pixel_2_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
87 signal pixel_3_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
88 signal pixel_4_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
89 signal pixel_5_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
90 signal pixel_6_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
91 signal pixel_7_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
92 signal pixel_8_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
93 signal pixel_9_unsigned : std_ulogic_vector (pixelvectorsize -1 downto 0);
94
95 signal fifo1_full : std_logic ;
96 signal fifo2_full : std_logic ;
97 signal fifo3_full : std_logic ;
98 signal datardy_sig : std_logic := '0';
99 begin
100
101 FIF01 : fifo port map (
102   clk => clock,
103   datain => datain,
104   dataout1 => pixel_7_unsigned,
105   dataout2 => pixel_8_unsigned,
106   dataout3 => pixel_9_unsigned,
107   dataout => f1_to_f2,
108   wr => wr_enable1,
109   rd1 => fifo1_r1,
110   rd2 => fifo1_r2,
111   rd3 => fifo1_r3,
112   rd => fifo1_r,
113   full => fifo1_full,
114   reset => reset
115 );
116 FIF02 : fifo port map (
117   clk => clock,
118   datain => f1_to_f2,
119   dataout1 => pixel_4_unsigned,
120   dataout2 => pixel_5_unsigned,

```

```

121 dataout3 => pixel_6_unsigned,
122 dataout => f2_to_f3,
123 wr => wr_enable2,
124 rd1 => fifo2_r1,
125 rd2 => fifo2_r2,
126 rd3 => fifo2_r3,
127 rd => fifo2_r,
128 full => fifo2_full,
129 reset => reset
130 );
131 FIFO3 : smallfifo port map (
132 clk => clock,
133 datain => f2_to_f3,
134 dataout1 => pixel_1_unsigned,
135 dataout2 => pixel_2_unsigned,
136 dataout3 => pixel_3_unsigned,
137 wr => wr_enable3,
138 rd1 => fifo3_r1,
139 rd2 => fifo3_r2,
140 rd3 => fifo3_r3,
141 full => fifo3_full,
142 reset => reset
143 );
144
145
146 process(clock)
147 variable flag_fifo1 :std_logic := '0';
148 --used flags to ensure that the following blocks of code are executed only once
149
150 begin
151 if(clock'event and clock='1' and fifo1_full ='1' and flag_fifo1='0') then
152 fifo1_r <= '1';
153 wr_enable2 <= '1';
154 flag_fifo1 := '1';
155 end if;
156 if(reset ='1') then
157 fifo1_r <= '0';
158 wr_enable2 <= '0';
159 flag_fifo1 := '0';
160 end if;
161 end process;
162
163 process(clock)
164 variable flag_fifo2 :std_logic := '0';
165
166 begin
167 if(clock'event and clock='1' and fifo2_full ='1' and flag_fifo2='0') then

```

```

168     fifo2_r <= '1';
169     wr_enable3 <= '1';
170     flag_fifo2 := '1';
171     end if;
172     if(reset = '1') then
173         wr_enable3 <= '0';
174         fifo2_r <= '0';
175         flag_fifo2 := '0';
176     end if;
177     end process;
178
179     process(clock)
180         variable flag_fifo3 :std_logic := '0';
181         begin
182             if(clock'event and clock='1' and fifo3_full = '1' and flag_fifo3 = '0') then
183                 fifo1_r1 <= '1';
184                 fifo1_r2 <= '1';
185                 fifo1_r3 <= '1';
186                 fifo2_r1 <= '1';
187                 fifo2_r2 <= '1';
188                 fifo2_r3 <= '1';
189                 fifo3_r1 <= '1';
190                 fifo3_r2 <= '1';
191                 fifo3_r3 <= '1';
192                 datardy_sig<='1';
193                 --activated all the 9 pixel pipes
194                 flag_fifo3 := '1';
195             end if;
196             if(reset = '1') then
197                 fifo1_r1 <= '0';
198                 fifo1_r2 <= '0';
199                 fifo1_r3 <= '0';
200                 fifo2_r1 <= '0';
201                 fifo2_r2 <= '0';
202                 fifo2_r3 <= '0';
203                 fifo3_r1 <= '0';
204                 fifo3_r2 <= '0';
205                 fifo3_r3 <= '0';
206                 datardy_sig<='0';
207                 flag_fifo3 := '0';
208             end if;
209             end process;
210
211     datardy<=datardy_sig ;
212     pixel_1 <= pixel_1_unsigned;
213     pixel_2 <= pixel_2_unsigned;
214     pixel_3 <= pixel_3_unsigned;

```

```

215 pixel_4 <= pixel_4_unsigned;
216 pixel_5 <= pixel_5_unsigned;
217 pixel_6 <= pixel_6_unsigned;
218 pixel_7 <= pixel_7_unsigned;
219 pixel_8 <= pixel_8_unsigned;
220 pixel_9 <= pixel_9_unsigned;
221
222 end Behavioral;

```

This is the code of convolution module.

```

1  entity matrix_multiply_top is
2  generic(pixelvectorsize : integer := 8);
3  port (
4      clock: in STD_LOGIC ;
5          nd_sig : in std_logic;
6          rdy :out std_logic;
7      pixel_1 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
8      pixel_2 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
9      pixel_3 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
10     pixel_4 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
11     pixel_5 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
12     pixel_6 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
13     pixel_7 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
14     pixel_8 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
15     pixel_9 : in  STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
16
17     data_out : out STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0)--output
18 );
19 end matrix_multiply_top;
20 architecture Behavioral of matrix_multiply_top is
21
22     --signal clock: std_logic;
23     begin
24     process(clock, nd_sig)
25     variable output: STD_ULONGIC_VECTOR(7 downto 0);
26     variable kp_1: float32;
27     variable kp_2: float32;
28     variable kp_3: float32;
29     variable kp_4: float32;
30     variable kp_5: float32;
31     variable kp_6: float32;
32     variable kp_7: float32;
33     variable kp_8: float32;
34     variable kp_9: float32;
35     variable sum : float32;
36     variable saturated_sum: float32;

```

```

37 variable kc_1: float32 := "00111111100000000000000000000000";
38 variable kc_2: float32 := "00000000000000000000000000000000";
39 variable kc_3: float32 := "10111111100000000000000000000000";
40 variable kc_4: float32 := "01000000000000000000000000000000";
41 variable kc_5: float32 := "00000000000000000000000000000000";
42 variable kc_6: float32 := "11000000000000000000000000000000";
43 variable kc_7: float32 := "00111111100000000000000000000000";
44 variable kc_8: float32 := "00000000000000000000000000000000";
45 variable kc_9: float32 := "10111111100000000000000000000000";
46
47 variable done :STD_LOGIC :='0';
48 begin
49 done := '0';
50 if( clock'event and clock='1' and nd_sig='1') then
51 kp_1:= kc_1*to_float(unsigned(pixel_1));
52 kp_2:= kc_2*to_float(unsigned(pixel_2));
53 kp_3:= kc_3*to_float(unsigned(pixel_3));
54 kp_4:= kc_4*to_float(unsigned(pixel_4));
55 kp_5:= kc_5*to_float(unsigned(pixel_5));
56 kp_6:= kc_6*to_float(unsigned(pixel_6));
57 kp_7:= kc_7*to_float(unsigned(pixel_7));
58 kp_8:= kc_8*to_float(unsigned(pixel_8));
59 kp_9:= kc_9*to_float(unsigned(pixel_9));
60 sum:=(((kp_1+kp_2)+(kp_3+kp_4))+((kp_5+kp_6)+(kp_7+kp_8)))+kp_9;
61 if(sum>255.0) then
62 saturated_sum:="01000011011111100000000000000000";
63 elsif(sum<0.0) then
64 saturated_sum := "00000000000000000000000000000000";
65 else
66 saturated_sum:= sum;
67 end if;
68 output:=std_ulogic_vector(to_unsigned(to_integer(saturated_sum), output'length));
69 done:='1';
70 end if;
71 data_out<= output;
72 rdy <= nd_sig and done;
73 end process;
74 end Behavioral;

```

This is the code for top module.

```

1 entity top is
2 generic(
3   fifodepth : integer := 150;
4   pixelvectorsize : integer := 8;
5   stride : integer := 1
6 );

```

```

7  port(datain: IN STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
8      dataout: out STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
9      clock: in STD_LOGIC;
10     dat_rdy : out STD_LOGIC;
11     reset : in STD_LOGIC
12 );
13
14 end top;
15
16 architecture Behavioral of top is
17 component bigfifo is
18 port (
19     datain :in std_ulongic_vector(pixelvectorsize -1 downto 0);
20     clock : in std_logic ;
21     pixel_1 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
22     pixel_2 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
23     pixel_3 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
24     pixel_4 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
25     pixel_5 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
26     pixel_6 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
27     pixel_7 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
28     pixel_8 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
29     pixel_9 : out std_ulongic_vector(pixelvectorsize -1 downto 0);
30     datardy :out std_logic;
31     reset : in std_logic
32 );
33 end component;
34
35 component matrix_multiply_top is
36
37 port (
38     clock: in STD_LOGIC ;
39         nd_sig : in std_logic;
40         rdy :out std_logic;
41     pixel_1 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
42     pixel_2 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
43     pixel_3 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
44     pixel_4 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
45     pixel_5 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
46     pixel_6 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
47     pixel_7 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
48     pixel_8 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
49     pixel_9 : in STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0);
50
51     data_out : out STD_ULONGIC_VECTOR(pixelvectorsize -1 downto 0)--output
52 );
53 end component;

```



```

54 signal pixel1 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
55 signal pixel2 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
56 signal pixel3 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
57 signal pixel4 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
58 signal pixel5 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
59 signal pixel6 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
60 signal pixel7 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
61 signal pixel8 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
62 signal pixel9 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
63 signal nd_sig :std_logic;
64 signal kc_1 : float32;
65 signal kc_2 : float32;
66 signal kc_3 : float32;
67 signal kc_4 : float32;
68 signal kc_5 : float32;
69 signal kc_6 : float32;
70 signal kc_7 : float32;
71 signal kc_8 : float32;
72 signal kc_9 : float32;
73
74
75 begin
76
77 fifo : bigfifo port map (
78   datain => datain,
79   pixel_1 =>pixel1,
80   pixel_2 =>pixel2,
81   pixel_3 =>pixel3,
82   pixel_4 =>pixel4,
83   pixel_5 =>pixel5,
84   pixel_6 =>pixel6,
85   pixel_7 =>pixel7,
86   pixel_8 =>pixel8,
87   pixel_9 =>pixel9,
88   clock => clock,
89   datardy => nd_sig,
90   reset=> reset);
91
92 conv: matrix_multiply_top port map(
93   clock => clock,
94   nd_sig => nd_sig,
95   rdy => dat_rdy,
96   pixel_1 =>pixel1,
97   pixel_2 =>pixel2,
98   pixel_3 =>pixel3,
99   pixel_4 =>pixel4,
100  pixel_5 =>pixel5,

```

```

101 pixel_6 =>pixel6,
102 pixel_7 =>pixel7,
103 pixel_8 =>pixel8,
104 pixel_9 =>pixel9,
105 data_out => dataout
106
107 );
108
109
110 end Behavioral;

```

The code for test bench is as follows.

```

1  ENTITY testbench IS
2      END testbench;
3
4      ARCHITECTURE behavior OF testbench IS
5
6          -- Component Declaration
7          COMPONENT top is
8  port(
9      datain: IN STD_uLOGIC_VECTOR(7 downto 0);
10     dataout: out STD_uLOGIC_VECTOR(7 downto 0);
11     clock: in STD_LOGIC;
12     dat_rdy : out STD_LOGIC;
13     reset: in std_logic
14 );
15 END COMPONENT;
16
17     SIGNAL data_out : std_ulogic_vector(7 downto 0) ;
18     SIGNAL data_in : std_ulogic_vector(7 downto 0);
19     signal clock : std_logic := '0';
20     signal data_rdy : std_logic;
21     constant clock_period : time := 1 ns;
22     signal eof_sig : std_logic :='0';
23
24     -----
25     -- Testbench Internal Signals
26     -----
27
28     file file_VECTORS : text;
29     file file_RESULTS : text;
30
31     constant c_WIDTH : natural := 8;
32
33     signal temp: std_ulogic_vector(7 downto 0);
34

```

```

35 begin
36     uut: top PORT MAP (
37         datain =>data_in,
38         dataout=>data_out,
39         clock=>clock,
40         dat_rdy=>data_rdy,
41         reset => eof_sig);
42     -----
43     -- Instantiate and Map UUT
44     -----
45
46
47     clock_process :process
48     begin
49         clock <= '0';
50         wait for clock_period/2;
51         clock <= '1';
52         wait for clock_period/2;
53     end process;
54
55
56     -----
57     -- This procedure reads the file input_vectors.txt which is located in the
58     -- simulation project area.
59     -- It will read the data in and send it to the ripple-adder component
60     -- to perform the operations. The result is written to the
61     -- output_results.txt file, located in the same directory.
62     -----
63 reading: process
64     variable v_ILINE      : line;
65
66     variable vector: std_ulogic_vector(c_WIDTH-1 downto 0);
67
68     variable v_SPACE      : character;
69     variable v1GoodRead    : boolean := true;
70     variable v2GoodRead    : boolean := true;
71     variable testing : std_logic := '1';
72     variable i: integer :=0;
73 begin
74
75     file_open(file_VECTORS, "a.txt", read_mode);
76     while not endfile(file_vectors) loop
77         readline(file_VECTORS, v_ILINE);
78         --         read(v_ILINE, vector, v1GoodRead);
79         --         read(v_ILINE, v_SPACE, v2GoodRead );
80         while (i <150) loop--not (v_SPACE = CR ) and v1GoodRead and v2GoodRead) loop
81             read(v_ILINE, vector, v1GoodRead);

```

```

82         read(v_ILINE, v_SPACE, v2GoodRead );
83         if (v1GoodRead ) then
84             data_in<= vector;
85             wait for clock_period ;
86         end if;
87         i:=i+1;
88         end loop;
89     i:=0;
90     if(endfile(file_VECTORS)) then eof_sig <= '1' ;
91         else eof_sig <='0';
92     end if;
93     end loop;
94     file_close(file_VECTORS);
95     wait;
96     end process reading;
97 writing: process
98     variable v_OLINE      : line;
99     variable vector: std_ulogic_vector(c_WIDTH-1 downto 0);
100     variable v_SPACE      : character :=' ';
101     variable new_line : character :=CR;
102     variable pixels_c: integer:= 0;
103     variable line_count: integer :=0;
104     begin
105 file_open(file_RESULTS, "c.txt", write_mode);
106 while ( line_count<50) loop
107     wait until data_rdy'event and data_rdy='1';
108     vector := data_out;
109     write(v_OLINE, vector);
110     if(pixels_c>142) then
111         pixels_c:=0;
112         write(v_OLINE, new_line);
113         line_count := line_count+1;
114     else write(v_OLINE, v_SPACE);
115         pixels_c:=pixels_c+1; end if;
116 end loop;
117 writeline(file_RESULTS, v_OLINE);
118     file_close(file_RESULTS);
119     wait;
120     end process writing;
121
122 end;

```

Our results of test bench were as follows.




Figure 2.9: Simulation of fifo



Figure 2.10: actual image



filter.jpg

Figure 2.11: image after application of sobel filter

Chapter 3

XPS

3.1 Introduction to XPS

Xilinx Platform Studio (XPS) is a key component of the ISE Embedded Edition Design Suite, helping the hardware designer to easily build, connect and configure embedded processor-based systems; from simple state machines to full-blown 32-bit RISC microprocessor systems.

XPS employs graphical design views and sophisticated correct-by-design wizards to guide developers through the steps necessary to create custom processor systems within minutes.

The true potential of XPS emerges with its ability to configure and integrate plug and play IP cores from the Xilinx Embedded IP catalog, with custom or 3rd party Verilog and VHDL designs.

Firmware and software developers benefit from XPS integration with Xilinx SDK which allows the automatic generation of critical system software such as boot loaders, bare metal BSP, and Linux BSPs. This capability ensures that OS porting and applications development can begin without delay caused by firmware development.

3.2 Why is it of use to us?

Our vhd module for sobel filter written in ISE design suite and tested on Isim is just a standalone module . Although its possible to incorporate our module with dvi and vga in ise , we would not be able to make full use of ddr2ram. So we decided to shift to xps and make full use of ddr2ram using MPMC (Multi port Memory Controller).

We first studied how to make a coprocessor and link it to microblaze. We followed the tutorial in cs 150 .




Figure 3.1: xps main window

3.3 From where did we start?

Instead of starting afresh with the vga and dvi cores , we picked up a template of a project from cs150 . His project was a basic skin mask filter. We edited his code by removing the skin mask . In its place we added our own sobelcop module which was succesfully simulated in Isim .

3.4 A step by step guide to create your own pcore

3.4.1 Start from template

- Clone the repository FPGASummerProject18 from <https://github.com/apurvanandan1997?tab=repositories>. This repository contains the edited code from cs 150.
- Open XPS.
XPS can be opened from terminal by typing xps.
The following window appears. Click on Open project . Go to the directory where you have extracted the files from the repository . In this location FPGASummerProject18/cs150-master-no-filter/dviproj/ You will find system.xmp. Open it. XMP stands for xilinx microprocessor project.
- Go to hardware -> Create or import peripheral. The following window will appear. Click next.




Figure 3.2: welcome

- In this window peripheral name , type name as sobelcop.
- In the bus settings , choose fsl . FSL stands for fast simplex link.
- In the window of fsl settings , type number of input and output words as 1
- In peripheral implementation support , put a tick on the first 2 options.
- Click finish in the last window . Your peripheral is succesfully generated.

3.4.2 What's present in pcores ?

- Open the pcores directory . See fig.
- You will find 3 folders by default .
 - Data
 - dev1
 - hdl
- We created an extra folder for our purpose Netlist which contain the ngc files for chipscope and fifo generator . These are compiled files and so you dont need to include the verilog files for the same.
- In the data directory , you will find 3 files

Name and Version
Indicate the name and version of your peripheral.

Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity.

Name:

Version: 1.00.a

Major revision: Minor revision: Hardware/Software compatibility revision:

Description:

Logical library name: sobelcop_v1_00_a

All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the logical library name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is used, or in EDK repositories indicated in the XPS project settings.

[More Info](#) [< Back](#) [Next >](#) [Cancel](#)

Figure 3.3: peripheral name

FSL Bus Interface Settings
Define FSL bus interface of your FSL peripheral.


Each FSL interface provides a uni-directional, point-to-point communication channel between two peripherals. Please customize the FSL peripheral you want to create:

Input FSL interface

Number of input 32-bit words:

☒ Output FSL interface

Number of output 32-bit words:



Note
The number of input and output words are used to create a simple peripheral. Please implement the coprocessor in this peripheral.

[More Info](#) [< Back](#) [Next >](#) [Cancel](#)

Figure 3.4: fsl settings



Figure 3.5: sobelcop directory



Figure 3.6: data




Figure 3.7: dev

- .bbd (Black Box Definition) . It include all the .ngc files in comma separated format
- .mpd(microprocessor peripheral definition).It include all the port definitions.
- .pao(peripheral analyze order).It includes information of all the libraries that you include in your code.
- The hdl directory , you will find the verilog and vhd codes. The template for sobelcop will be present in the verilog folder as we had selected language as verilog . You need to edit this code in order to suite your purpose.
- Once you have made the necessary edits in the above mentioned files , you may proceed to the xpsgui.

3.4.3 Adding IP core to your design

- Open the xpsgui .
- In the IP catalog , you will find your user defined ip cores as shown in fig.



Figure 3.8: hdl



Figure 3.9: netlist

catalog.png

IP Catalog					
Description	IP Version	IP Type	Status	Processor Sup	IP Classification
[-] Σ EDK I...					
[-] Bus a...					
[-] Clock,...					
[-] Com...					
[-] DMA ...					
[-] Debug					
[-] Gener...					
[-] IO Mo...					
[-] Interp...					
[-] Memo...					
[-] PCI					
[-] Proce...					
[-] Utility					
[-] Project L...					
[-] USER					
[-] readcop	1.00.a	readcop	PRODUC...	PowerPC,Mi...	PERIPHERAL
[-] sobelcop	1.00.a	sobelcop	PRODUC...		PERIPHERAL
[-] vgain	1.00.a	vgain	PRODUC...	PowerPC,Mi...	PERIPHERAL

Figure 3.10: IP catalog

diagram of ip.png



Figure 3.11: block diagram of IP

- Double click on sobelcop and add ip instance to your design. A window will open as shown in fig.
- Confirm that all the ports mentioned in your IP are present in the block diagram . If not go back to your code and make edits.

3.4.4 Connect your IP with other components of design

- In the xpsgui system assembly view , you will find 3 tabs
 - bus interfaces
 - ports
 - addresses
- Explore all these tabs before making connections.
- In the addresses tab observe the base address and high address of ddr2 sdram . According you need to put address in your code whenever you are reading and writing to dram.
- In the ports tab , you can make connections. Alternative option is to make changes in the .mhs file (microprocessor hardware specification) in the project tab .

- Once the connections are done , you can verify them by viewing the Graphical design view.

3.4.5 Your design is ready !!!

Click on Export design in the Navigators toolbar. In the window that appears next , click on Export and Launch SDK.

Dont worry if your design isnt compiled in the first attempt . It took us almost a day and a half to resolve all the errors . If you face any kind of errors, search on stack exchange or xilinx forums.

3.5 From XPS to SDK

Once your compilation process is completed , The sdk window will open. As we arent running any C/C++ application , we can directly proceed with the programming of fpga. Go to Xilinx tools - Program FPGA. Make sure you have connected the Jtag cable to fpga !!!

Enjoy! Your project has been uploaded to the board.