# FPGA based real time low latency image convolution

Apurva Nandan, Nitish Vikas Deshpande, Tushar Singhal, Anshul Patel, Japneet Singh

> Electronics Club IIT Kanpur Summer Project 2018

## Contents

1	Get	8	2
	1.1		2
		1.1.1 What is FPGA?	2
		1.1.2 What is HDL?	2
		1.1.3 Why FPGA and not something like ASIC?	2
		1.1.4 Specifications of our FPGA Board and additional compo-	
		nents	3
	1.2	VGA	3
		1.2.1 What is VGA	3
		1.2.2 What we did?	4
		1.2.3 Our observations	4
2	Ima	age convolution	7
	2.1	Introduction	7
			7
		2.1.2 Maths behind it	7
	2.2		7
			7
			8
3	ХP	S 30	n
	3.1	Introduction to XPS	_
	3.2	Why is it of use to us?	
	3.3	From where did we start?	
	3.4	A step by step guide to create your own pcore	
		3.4.1 Start from template	
		3.4.2 What's present in proces?	
		3.4.3 Adding IP core to your design	
		3.4.4 Connect your IP with other components of design 3	
		3.4.5 Your design is ready !!!	
	2.5	From VDS to SDK	

## Chapter 1

## Getting Started

## 1.1 Intro

#### 1.1.1 What is FPGA?

FPGA stands for field programmable gate array. As the name suggests FPGA's are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. It is basically a device which you can use to configure Logic blocks by just writing a program in a language such as Verilog/VHDL or any other so-called Hardware description Languages(HDL). FPGA's can be configured to perform complex combinational functions, or merely simple logic gates like AND or XOR.

## 1.1.2 What is HDL?

HDL stands for Hardware description Language. It is a language used to describe the structure of Electronic circuit most commonly Digital electronic circuit. VHDL and Verilog are two most common HDL's. VHDL stands for Very high Speed Integrable Hardware description Language.

## 1.1.3 Why FPGA and not something like ASIC?

As you know An **Application-Specific Integrated Circuit (ASIC)** is an integrated circuit (IC) customized for a particular use, rather than intended for general-purpose use. An ASIC can no longer be altered after it gets out of the production line. The programmable nature of an FPGA allows the manufacturers to correct mistakes and to even send out patches or updates after the product has been bought.



Figure 1.1: Virtex-5 XUPV5-LX110T

## 1.1.4 Specifications of our FPGA Board and additional components

We will be using Virtex-5 XUPV5-LX110T FPGA board. It has 128KB of BRAM which is too small to store the data coming from a camera/pc through VGA. But, fortunately it has 256MB of DDR2 RAM which is quite sufficient for our purpose to store the input coming from Camera/pc. This Version of FPGA has VGA in and DVI out ports. We will be using a HDMI to VGA converter to input the data to our FPGA and to display the output of FPGA on a monitor we will be using DVI to VGA converter and display the output on monitor. To upload code on our FPGA board we will use JTAG cable which will directly upload the compiled code on FPGA on just a click.

We will need the following software's

- Xilinx ISE design Suite (preferably use Linux)
- Xilinx Platform Studio
- Xilinx Software Development Kit
- Chipscope

## 1.2 VGA

## 1.2.1 What is VGA

VGA stands for video graphics array. A VGA video signal contains 5 active signals. Two signals compatible with TTL logic levels, horizontal sync and



Figure 1.2: HDMI to VGA converter

vertical sync, are used for synchronization of the video. Three analog signals with 0.7 to 1.0-Volt peak-to-peak levels are used to control the colour. The colour signals are Red, Green, and Blue. They are often collectively referred to as the RGB signals. By changing the analog levels of the three RGB signals all other colours are produced.

#### 1.2.2 What we did?

We created a red jpeg file using paint by setting R value to 255 and G , B to 0. We then removed the VGA cable from the monitor and tested this image signals using an oscilloscope. See fig 1.3 for the pinout of VGA port.

### 1.2.3 Our observations

We observed the Hsync, Vsync and colour signals on the oscilloscope. In fig1.4, the pink graph is Hsync and yellow graph is red colour signal. Observe the small gap in the 2 graphs. This is known as porching. In fig 1.5, the yellow graph is Vsync and pink graph is red colour signal. the main purpose is to give the time to beam scanning for reverse direction (right to left) to start new line.




Figure 1.3: VGA port





Figure 1.4: red vs hsync



vs vsync.jpg

Figure 1.5: red vs vsync

## Chapter 2

## Image convolution

Implementation of image convolution in vhdl

## 2.1 Introduction

### 2.1.1 Definition

Image convolution is a common algorithm used to filter images. It can be found in most graphics editors, such as Adobe Photoshop and GNU Image Manipulation Program. Typical filters are blur, sharpen and edge detection.

### 2.1.2 Maths behind it

The image convolution algorithm uses discrete convolution for two dimensions, the definition is shown in the equation below.

$$O(x,y) = \sum_{i=-\infty}^{\infty} \sum_{j=-\infty}^{\infty} I(x-i,y-j) \cdot H(i,j)$$

Where O ( x, y ) is the pixel at position ( x, y ) in the output image, I ( x, y ) is the corresponding pixel in the input image and H ( i, j ) is the filter kernel.

## 2.2 Implementation in vhdl

## 2.2.1 Single convolution block diagram

The image convolution consists of the following main modules.

- buffer module
- convolution module
- filter selection module




Figure 2.1: convolution

#### • Clock Divider Module

Each 8 bit vector value will be received by the top module with every rising edge of clock. This stream of data will pass through the buffer module and then for convolution the buffer module will extract the 9 pixel values as shown in the figure. (9 since we are using a 3x3 convolver).

#### 2.2.2 Buffer module

We implemented circular buffer using fifo(first in first out). A circular buffer, circular queue, cyclic buffer or ring buffer is a data structure that uses a single, fixed-size buffer as if it were connected end-to-end. This structure lends itself easily to buffering data streams. The useful property of a circular buffer is that it does not need to have its elements shuffled around when one is consumed. (If a non-circular buffer were used then it would be necessary to shift all elements when one is consumed.) In other words, the circular buffer is well-suited as a FIFO buffer while a standard, non-circular buffer is well suited as a LIFO buffer.

The following is a fifo of 9 depth. The pixel data is read at every rising edge. This fifo has 3 pipes. The data is read from these 3 pipes situated at an interval of 3. The read pointers are incremented after every clock cycle.

This is a prototype of our fifo module.




Figure 2.2: Single convolution

```
entity smallfifo is
     generic(
     fifodepth : integer := 9;
     pixelvectorsize : integer := 8;
     stride : integer := 1
     );
     port (
     clk :in std_logic ;
9
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
10
     dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
12
     dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
     dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
13
     wr :in std_logic;
     rd1 :in std_logic;
     rd2 :in std_logic;
16
     rd3 :in std_logic;
17
     full :out std_logic;
18
     reset : in std_logic
19
     );
20
22
23
24
25
26
```




Figure 2.3: Circular buffer




Figure 2.4: starts filling




Figure 2.5: fifo 1 is full




Figure 2.6: fifo 2 is full




Figure 2.7: fifo 3 is full and pipes are activated




Figure 2.8: pipes start shifting

```
end smallfifo;
27
28
     architecture Behavioral of smallfifo is
     type pixels_in_a_row is array(0 to fifodepth -1 ) of std_ulogic_vector(pixelvectorsize-1 downto 0);
30
     signal pix_row : pixels_in_a_row :=(others => (others => '0'));
31
     constant nbits : natural := integer(ceil(log2(real(fifodepth))));
32
     process(clk) --writing process
34
     variable writeptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
     variable fullvar : std_logic:='0';
     begin
38
     if(clk'event and clk='1' and wr ='1') then
39
     pix_row(conv_integer(writeptrc)) <= datain;</pre>
     writeptrc := writeptrc+'1';
41
     end if;
42
     if(writeptrc=conv_std_logic_vector(fifodepth,nbits))then
     writeptrc:=(others => '0');
44
     fullvar:= '1';
45
     end if;
     if(reset = '1') then
47
     writeptrc := (others => '0');
48
     fullvar:= '0';
     end if;
50
     full<=fullvar;
51
     end process;
52
     process(clk) --reading process 1
53
     variable r1ptrc: std_logic_vector( nbits-1 downto 0):=( others => '0');
54
55
     if(clk'event and clk ='0' and rd1='1') then
     dataout1 <= pix_row(conv_integer(r1ptrc));</pre>
```

```
r1ptrc:= r1ptrc+'1';
     end if;
59
    if(r1ptrc=conv_std_logic_vector(fifodepth-6,nbits))then
     r1ptrc:=(others => '0');
     end if;
62
     if(reset = '1') then
63
     r1ptrc := (others => '0');
     end if;
     end process;
66
     process(clk) --reading process 2
     variable r2ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(3,nbits);
69
70
     if(clk'event and clk ='0' and rd2='1') then
     dataout2 <= pix_row(conv_integer(r2ptrc));</pre>
     r2ptrc:= r2ptrc+'1';
     end if;
     if(r2ptrc=conv_std_logic_vector(fifodepth-3,nbits))then
75
     r2ptrc:=conv_std_logic_vector(3,nbits);
76
     end if;
77
     if(reset = '1') then
     r2ptrc := conv_std_logic_vector(3,nbits);
79
     end if;
     end process;
     process(clk) --reading process 3
83
     variable r3ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(6,nbits);
85
     if(clk'event and clk ='0' and rd3='1') then
86
     dataout3 <= pix_row(conv_integer(r3ptrc));</pre>
     r3ptrc:= r3ptrc+'1';
     end if;
89
     if(r3ptrc=conv_std_logic_vector(fifodepth,nbits))then
90
     r3ptrc:=conv_std_logic_vector(6,nbits);
92
     if(reset = '1') then
     r3ptrc := conv_std_logic_vector(6,nbits);
     end process;
96
97
     end Behavioral;
99
```

This is a fifo of depth 1920.

```
entity fifo is generic(
```

```
fifodepth : integer := 150;
     pixelvectorsize : integer := 8;
     stride : integer := 1
     port (
     clk :in std_logic ;
9
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
10
     dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
11
     dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
12
     dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
     dataout :out std_ulogic_vector(pixelvectorsize -1 downto 0);
14
     wr :in std_logic;
15
    rd1 :in std_logic;
    rd2 :in std_logic;
17
    rd3 :in std_logic;
     rd :in std_logic;
     full :out std_logic;
20
    reset : in std_logic
21
22
    ):
     end fifo;
24
     architecture Behavioral of fifo is
25
     type pixels_in_a_row is array(0 to fifodepth -1 ) of std_ulogic_vector(pixelvectorsize-1 downto 0);
     signal pix_row : pixels_in_a_row :=(others => '0'));
     constant nbits : natural := integer(ceil(log2(real(fifodepth))));
28
     begin
     process(clk) --writing process
30
31
     variable writeptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
33
     variable fullvar : std_logic:='0';
     begin
34
     if(clk'event and clk='1' and wr ='1') then
35
     pix_row(conv_integer(writeptrc)) <= datain;</pre>
37
     writeptrc := writeptrc+'1';
     end if:
38
     if(writeptrc=conv_std_logic_vector(fifodepth,nbits))then
     writeptrc:=(others => '0');
40
     end if:
41
     \verb|if(writeptrc=conv_std_logic_vector(fifodepth-1 ,nbits))| then \\
42
     fullvar:= '1';
43
     else
44
    fullvar:= '0';
45
     end if;
     if(reset = '1') then
47
     writeptrc := (others => '0');
48
     fullvar :='0';
```

```
50
     end if;
     full<=fullvar;
51
     end process;
     process(clk) --reading process 1
     variable r1ptrc: std_logic_vector( nbits-1 downto 0):=( others => '0');
54
     begin
55
     if(clk'event and clk ='0' and rd1='1') then
56
     dataout1 <= pix_row(conv_integer(r1ptrc));</pre>
     r1ptrc:= r1ptrc+'1';
     end if;
     if(r1ptrc=conv_std_logic_vector(fifodepth-6,nbits))then
     r1ptrc:=(others => '0');
61
     end if;
62
    if(reset = '1') then
     r1ptrc := (others => '0');
     end if;
65
     end process;
     process(clk) --reading process 2
68
     variable r2ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(3,nbits);
69
     if(clk'event and clk ='0' and rd2='1') then
71
     dataout2 <= pix_row(conv_integer(r2ptrc));</pre>
     r2ptrc:= r2ptrc+'1';
     end if;
74
     if(r2ptrc=conv_std_logic_vector(fifodepth-3,nbits))then
75
     r2ptrc:=conv_std_logic_vector(3,nbits);
    if(reset = '1') then
78
     r2ptrc := conv_std_logic_vector(3,nbits);
80
     end if;
     end process;
81
82
     process(clk) --reading process 3
84
     variable r3ptrc: std_logic_vector( nbits-1 downto 0):=conv_std_logic_vector(6,nbits);
     begin
85
     if(clk'event and clk ='0' and rd3='1') then
     dataout3 <= pix_row(conv_integer(r3ptrc));</pre>
     r3ptrc:= r3ptrc+'1';
88
     end if;
     if(r3ptrc=conv_std_logic_vector(fifodepth,nbits))then
     r3ptrc:=conv_std_logic_vector(6,nbits);
     end if;
92
     if(reset = '1') then
     r3ptrc := conv_std_logic_vector(6,nbits);
94
     end if;
95
     end process;
```

```
97
      process(clk) --reading process
98
      variable readptrc: std_logic_vector( nbits-1 downto 0) :=( others => '0');
100
      if(clk'event and clk ='0' and rd='1') then
101
      dataout <= pix_row(conv_integer(readptrc));</pre>
      readptrc := readptrc+'1';
103
      end if:
104
      if(readptrc=conv_std_logic_vector(fifodepth,nbits))then
105
106
      readptrc:=(others => '0');
      end if;
107
      if(reset = '1') then
108
      readptrc := (others => '0');
      end if;
110
      end process;
111
112
      end Behavioral;
113
```

This is the top module. In this module data is sent and 9 pixel values are extracted from the 9 pipes.

```
entity bigfifo is
1
2
     generic(
     pixelvectorsize : integer := 8;
     );
     port (
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
     clock : in std_logic ;
10
     pixel_1 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
     pixel_2 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
12
     pixel_3 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
13
     pixel_4 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
14
     pixel_5 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
     pixel_6 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
16
     pixel_7 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
17
     pixel_8 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
     pixel_9 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
19
     datardy :out std_logic;
20
     reset : in std_logic
21
23
     end bigfifo;
24
25
     architecture Behavioral of bigfifo is
26
```

```
27
     component fifo is
     port(
28
     clk :in std_logic ;
29
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
     dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
31
     dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
32
     dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
33
     dataout :out std_ulogic_vector(pixelvectorsize -1 downto 0);
34
     wr :in std_logic;
35
     rd1 :in std_logic;
     rd2 :in std_logic;
     rd3 :in std_logic;
38
     rd :in std_logic;
39
     full :out std_logic;
     reset : in std_logic
41
42
     end component;
43
44
     component smallfifo is
45
46
     port (
     clk :in std_logic ;
48
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
49
     dataout1 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
     dataout2 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
51
     dataout3 :out std_ulogic_vector(pixelvectorsize -1 downto 0);
52
     wr :in std_logic;
    rd1 :in std_logic;
54
    rd2 :in std_logic;
55
    rd3 :in std_logic;
     full :out std_logic;
     reset : in std_logic
58
59
     ):
     end component;
61
     -- internal fifo connections
62
     signal f1_to_f2 : std_ulogic_vector(pixelvectorsize -1 downto 0);
     signal f2_to_f3 : std_ulogic_vector(pixelvectorsize -1 downto 0);
64
     -- write enable in individual fifo
65
     signal wr_enable1 : std_logic :='1';
66
     signal wr_enable2 : std_logic :='0';
67
     signal wr_enable3 : std_logic :='0';
68
     -- read enable from 3 pipes in fifo1
69
     signal fifo1_r1 : std_logic :='0';
70
     signal fifo1_r2 : std_logic :='0';
71
     signal fifo1_r3 : std_logic :='0';
72
     -- read enable from 3 pipes in fifo2
```

```
74
      signal fifo2_r1 : std_logic :='0';
      signal fifo2_r2 : std_logic :='0';
75
      signal fifo2_r3 : std_logic :='0';
76
      -- read enable from 3 pipes in fifo3
      signal fifo3_r1 : std_logic :='0';
78
      signal fifo3_r2 : std_logic :='0';
79
      signal fifo3_r3 : std_logic :='0';
80
      -- read for popping out values from 1 fifo and send to next fifo
81
      signal fifo1_r : std_logic :='0';
82
      signal fifo2_r : std_logic :='0';
      signal pixel_1_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
85
      signal pixel_2_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
86
      signal pixel_3_unsigned :std_ulogic_vector(pixelvectorsize -1 downto 0);
      signal pixel_4_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
88
      signal pixel_5_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
89
      signal pixel_6_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
      signal pixel_7_unsigned :std_ulogic_vector(pixelvectorsize -1 downto 0);
91
      signal pixel_8_unsigned :std_ulogic_vector (pixelvectorsize -1 downto 0);
92
      signal pixel_9_unsigned :std_ulogic_vector(pixelvectorsize -1 downto 0);
93
      signal fifo1_full : std_logic ;
95
      signal fifo2_full : std_logic ;
      signal fifo3_full : std_logic ;
      signal datardy_sig : std_logic :='0';
98
      begin
99
      FIF01 : fifo port map (
101
      clk => clock,
102
103
      datain => datain,
104
      dataout1 => pixel_7_unsigned,
      dataout2 => pixel_8_unsigned,
105
      dataout3 => pixel_9_unsigned,
106
      dataout => f1_to_f2,
108
      wr => wr_enable1,
     rd1 => fifo1_r1,
109
      rd2 => fifo1_r2,
      rd3 => fifo1_r3,
111
      rd => fifo1_r,
112
      full => fifo1_full,
      reset => reset
114
     );
115
     FIF02 : fifo port map (
116
      clk => clock,
117
      datain => f1_to_f2,
118
      dataout1 => pixel_4_unsigned,
119
      dataout2 => pixel_5_unsigned,
```

```
121
     dataout3 => pixel_6_unsigned,
     dataout => f2_to_f3,
122
     wr => wr_enable2,
123
     rd1 => fifo2_r1,
125
     rd2 => fifo2_r2,
     rd3 => fifo2_r3,
126
    rd => fifo2_r,
127
     full => fifo2_full,
     reset => reset
129
     );
130
     FIF03 : smallfifo port map (
     clk => clock,
132
    datain => f2_to_f3,
133
    dataout1 => pixel_1_unsigned,
    dataout2 => pixel_2_unsigned,
135
     dataout3 => pixel_3_unsigned,
136
     wr => wr_enable3,
137
     rd1 => fifo3_r1,
138
     rd2 => fifo3_r2,
139
    rd3 => fifo3_r3,
140
    full => fifo3_full,
142
     reset => reset
     );
143
145
     process(clock)
146
     variable flag_fifo1 :std_logic := '0';
     --used flags to ensure that the following blocks of code are executed only once
148
149
150
     if(clock'event and clock='1' and fifo1_full ='1' and flag_fifo1='0') then
151
     fifo1_r <= '1';
152
     wr_enable2 <= '1';</pre>
153
    flag_fifo1 := '1';
155
     end if;
     if(reset ='1') then
156
     fifo1_r <= '0';
     wr_enable2 <= '0';</pre>
158
     flag_fifo1 := '0';
159
     end if;
     end process;
161
162
     process(clock)
163
      variable flag_fifo2 :std_logic := '0';
164
165
     begin
166
      if(clock'event and clock='1' and fifo2_full ='1' and flag_fifo2 ='0') then
```

```
fifo2_r <= '1';
      wr_enable3 <= '1';</pre>
169
      flag_fifo2 := '1';
170
171
      end if;
     if(reset ='1') then
172
     wr_enable3 <= '0';</pre>
173
     fifo2_r <= '0';
174
      flag_fifo2 := '0';
175
      end if;
176
      end process;
177
178
      process(clock)
179
      variable flag_fifo3 :std_logic := '0';
180
181
      if(clock'event and clock='1' and fifo3_full ='1' and flag_fifo3 ='0') then
182
     fifo1_r1 <= '1';
183
     fifo1_r2 <= '1';
     fifo1_r3 <= '1';
185
     fifo2_r1 <= '1';
186
     fifo2_r2 <= '1';
187
     fifo2_r3 <= '1';
188
     fifo3_r1 <= '1';
189
      fifo3_r2 <= '1';
190
      fifo3_r3 <= '1';
      datardy_sig<='1';</pre>
192
      --activated all the 9 pixel pipes
193
      flag_fifo3 := '1';
      end if;
195
     if(reset = '1') then
196
     fifo1_r1 <= '0';
198
     fifo1_r2 <= '0';
     fifo1_r3 <= '0';
199
     fifo2_r1 <= '0';
200
201
    fifo2_r2 <= '0';
202
    fifo2_r3 <= '0';
203
     fifo3_r1 <= '0';
204
      fifo3_r2 <= '0';
205
      fifo3_r3 <= '0';
      datardy_sig<='0';</pre>
206
      flag_fifo3 := '0';
      end if;
208
      end process;
209
210
      datardy<=datardy_sig ;</pre>
211
      pixel_1 <= pixel_1_unsigned;</pre>
212
      pixel_2 <= pixel_2_unsigned;</pre>
213
      pixel_3 <= pixel_3_unsigned;</pre>
```

```
pixel_4 <= pixel_4_unsigned;
pixel_5 <= pixel_5_unsigned;
pixel_6 <= pixel_6_unsigned;
pixel_7 <= pixel_7_unsigned;
pixel_8 <= pixel_8_unsigned;
pixel_9 <= pixel_9_unsigned;
end Behavioral;</pre>
```

This is the code of convolution module.

```
entity matrix_multiply_top is
     generic(pixelvectorsize : integer := 8);
2
     port (
                  clock: in STD_LOGIC ;
                                      nd_sig : in std_logic;
                                      rdy :out std_logic;
                pixel_1 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
                pixel_2 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
                pixel_3 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
9
                pixel_4 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
10
                pixel_5 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
                pixel_6 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
12
                pixel_7 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
13
                pixel_8 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
                pixel_9 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
15
16
                data_out : out STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0)--output
17
                   );
18
     end matrix_multiply_top;
19
     architecture Behavioral of matrix_multiply_top is
20
^{21}
     --signal clock: std_logic;
22
     begin
23
     process(clock, nd_sig)
     variable output: STD_ULOGIC_VECTOR(7 downto 0);
25
     variable kp_1: float32;
26
     variable kp_2: float32;
27
     variable kp_3: float32;
28
     variable kp_4: float32;
29
    variable kp_5: float32;
30
    variable kp_6: float32;
    variable kp_7: float32;
32
    variable kp_8: float32;
33
    variable kp_9: float32;
     variable sum : float32;
35
     variable saturated_sum: float32;
36
```

```
38
   variable kc_4: float32 := "010000000000000000000000000000000";
    variable kc_5: float32 := "0000000000000000000000000000000000";
41
   variable kc_6: float32 := "110000000000000000000000000000000";
42
   variable kc_7: float32 := "001111111100000000000000000000000";
43
    variable kc_8: float32 := "00000000000000000000000000000000";
    variable kc_9: float32 := "101111111100000000000000000000000";
45
    variable done :STD_LOGIC :='0';
    begin
48
    done := '0';
49
    if( clock'event and clock='1' and nd_sig='1') then
    kp_1:= kc_1*to_float(unsigned(pixel_1));
51
    kp_2:= kc_2*to_float(unsigned(pixel_2));
    kp_3:= kc_3*to_float(unsigned(pixel_3));
    kp_4:= kc_4*to_float(unsigned(pixel_4));
   kp_5:= kc_5*to_float(unsigned(pixel_5));
55
56
   kp_6:= kc_6*to_float(unsigned(pixel_6));
   kp_7:= kc_7*to_float(unsigned(pixel_7));
    kp_8:= kc_8*to_float(unsigned(pixel_8));
58
    kp_9:= kc_9*to_float(unsigned(pixel_9));
    sum:=(((kp_1+kp_2)+(kp_3+kp_4))+((kp_5+kp_6)+(kp_7+kp_8)))+kp_9;
    if(sum>255.0) then
61
    62
    elsif(sum<0.0) then
    65
    saturated_sum:= sum;
    end if;
    output:=std_ulogic_vector(to_unsigned(to_integer(saturated_sum), output'length));
68
    done:='1';
69
    end if;
71
    data_out<= output;</pre>
    rdy <= nd_sig and done;
72
    end process;
    end Behavioral;
```

This is the code for top module.

```
entity top is
generic(
fifodepth : integer := 150;
pixelvectorsize : integer := 8;
stride : integer := 1
);
```

```
port(datain: IN STD_uLOGIC_VECTOR(pixelvectorsize -1 downto 0);
      dataout: out STD_uLOGIC_VECTOR(pixelvectorsize -1 downto 0);
      clock: in STD_LOGIC;
      dat_rdy : out STD_LOGIC;
10
      reset : in STD_LOGIC
11
12
      );
13
     end top;
14
15
     architecture Behavioral of top is
16
     component bigfifo is
17
     port (
18
     datain :in std_ulogic_vector(pixelvectorsize -1 downto 0);
     clock : in std_logic ;
20
     pixel_1 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
21
     pixel_2 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
22
     pixel_3 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
23
     pixel_4 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
24
     pixel_5 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
25
     pixel_6 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
     pixel_7 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
27
     pixel_8 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
28
     pixel_9 : out std_ulogic_vector(pixelvectorsize -1 downto 0);
     datardy :out std_logic;
30
     reset : in std_logic
31
     );
32
     end component;
33
34
     component matrix_multiply_top is
35
36
     port (
37
                clock: in STD_LOGIC ;
38
39
                               nd_sig : in std_logic;
                               rdy :out std_logic;
40
                pixel_1 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
41
                pixel_2 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
                pixel_3 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
43
                pixel_4 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
44
                pixel_5 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
45
                pixel_6 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
46
                pixel_7 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
47
                pixel_8 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
48
                pixel_9 : in STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
50
                 data_out : out STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0) --output
51
                   );
52
     end component;
53
```

```
signal pixel1 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
54
     signal pixel2 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
55
     signal pixel3 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
     signal pixel4 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
     signal pixel5 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
58
     signal pixel6 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
     signal pixel7 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
60
     signal pixel8 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
61
     signal pixel9 : STD_ULOGIC_VECTOR(pixelvectorsize -1 downto 0);
62
     signal nd_sig :std_logic;
     signal kc_1 : float32;
64
     signal kc_2 : float32;
65
     signal kc_3 : float32;
     signal kc_4 : float32;
67
     signal kc_5 : float32;
68
     signal kc_6 : float32;
69
     signal kc_7 : float32;
70
     signal kc_8 : float32;
71
     signal kc_9 : float32;
72
73
74
     begin
75
76
     fifo : bigfifo port map (
77
     datain => datain,
78
79
     pixel_1 =>pixel1,
     pixel_2 =>pixel2,
80
     pixel_3 =>pixel3,
81
     pixel_4 =>pixel4,
82
     pixel_5 =>pixel5,
     pixel_6 =>pixel6,
84
     pixel_7 =>pixel7,
85
     pixel_8 =>pixel8,
     pixel_9 =>pixel9,
87
    clock => clock,
88
     datardy => nd_sig,
     reset=> reset);
91
     conv: matrix_multiply_top port map(
92
     clock => clock,
     nd_sig => nd_sig,
94
     rdy => dat_rdy,
95
     pixel_1 =>pixel1,
     pixel_2 =>pixel2,
     pixel_3 =>pixel3,
98
     pixel_4 =>pixel4,
    pixel_5 =>pixel5,
```

```
101    pixel_6 =>pixel6,
102    pixel_7 =>pixel7,
103    pixel_8 =>pixel8,
104    pixel_9 =>pixel9,
105    data_out => dataout
106
107    );
108
109
110    end Behavioral;
```

The code for test bench is as follows.

```
ENTITY testbench IS
       END testbench;
             ARCHITECTURE behavior OF testbench IS
       -- Component Declaration
6
              COMPONENT top is
     datain: IN STD_uLOGIC_VECTOR(7 downto 0);
9
     dataout: out STD_uLOGIC_VECTOR(7 downto 0);
10
     clock: in STD_LOGIC;
      dat_rdy : out STD_LOGIC;
12
     reset: in std_logic
13
     );
14
     END COMPONENT;
15
16
               SIGNAL data_out : std_ulogic_vector(7 downto 0);
17
               SIGNAL data_in : std_ulogic_vector(7 downto 0);
18
                               signal clock : std_logic := '0';
19
                               signal data_rdy : std_logic;
20
                                constant clock_period : time := 1 ns;
21
                                    signal eof_sig : std_logic :='0';
22
23
       -- Testbench Internal Signals
25
       file file_VECTORS : text;
26
       file file_RESULTS : text;
27
       constant c_WIDTH : natural := 8;
29
30
      signal temp: std_ulogic_vector(7 downto 0);
32
33
34
```

```
35
     begin
       uut: top PORT MAP (
36
       datain =>data_in,
37
       dataout=>data_out,
       clock=>clock,
39
       dat_rdy=>data_rdy,
40
       reset => eof_sig);
41
       -- Instantiate and Map UUT
43
46
        clock_process :process
47
        begin
                     clock <= '0';</pre>
49
                     wait for clock_period/2;
50
                     clock <= '1';
                     wait for clock_period/2;
52
        end process;
53
54
56
       -- This procedure reads the file input_vectors.txt which is located in the
       -- simulation project area.
       -- It will read the data in and send it to the ripple-adder component
59
       -- to perform the operations. The result is written to the
60
       -- output\_results.txt file, located in the same directory.
62
     reading: process
63
         variable v_ILINE : line;
65
         variable vector: std_ulogic_vector(c_WIDTH-1 downto 0);
66
67
         variable v_SPACE
                           : character;
          variable v1GoodRead : boolean := true;
69
               variable v2GoodRead : boolean := true;
70
          variable testing : std_logic :='1';
          variable i: integer :=0;
72
       begin
73
74
         file_open(file_VECTORS, "a.txt", read_mode);
75
         while not endfile(file_vectors) loop
76
           readline(file_VECTORS, v_ILINE);
77
                       read(v_ILINE, vector, v1GoodRead);
78
                   read(v_ILINE, v_SPACE, v2GoodRead );
79
                 while (i <150) loop--not (v\_SPACE = CR) and v1GoodRead and v2GoodRead) loop
80
                                     read(v_ILINE, vector, v1GoodRead);
```

```
read(v_ILINE, v_SPACE, v2GoodRead );
82
                                        if (v1GoodRead ) then
83
                                        data_in<= vector;</pre>
                                        wait for clock_period;
85
                   end if;
86
                                        i:=i+1;
                                        end loop;
89
         if(endfile(file_VECTORS)) then eof_sig <= '1';</pre>
90
              else eof_sig <='0';</pre>
              end if;
92
              end loop;
93
          file_close(file_VECTORS);
95
                  end process reading;
96
        writing: process
97
            variable v_OLINE
                                   : line;
98
                       variable vector: std_ulogic_vector(c_WIDTH-1 downto 0);
99
                       variable v_SPACE
                                            : character :=' ';
100
                       variable new_line : character :=CR;
101
                       variable pixels_c: integer:= 0;
102
            variable line_count: integer :=0;
103
                       begin
104
       file_open(file_RESULTS, "c.txt", write_mode);
105
       while ( line_count<50) loop
106
107
        wait until data_rdy'event and data_rdy='1';
        vector := data_out;
108
        write(v_OLINE, vector);
109
        if(pixels_c>142) then
110
          pixels_c:=0;
          write(v_OLINE, new_line);
112
          line_count := line_count+1;
113
        else write(v_OLINE, v_SPACE);
114
          pixels_c:=pixels_c+1; end if;
115
      end loop;
116
      writeline(file_RESULTS, v_OLINE);
117
                file_close(file_RESULTS);
118
            wait;
119
          end process writing;
120
121
      end;
122
```

Our results of test bench were as follows.




Figure 2.9: Simulation of fifo



Figure 2.10: actual image



filter.jpg

Figure 2.11: image after application of sobel filter

## Chapter 3

## **XPS**

## 3.1 Introduction to XPS

Xilinx Platform Studio (XPS) is a key component of the ISE Embedded Edition Design Suite, helping the hardware designer to easily build, connect and configure embedded processor-based systems; from simple state machines to full-blown 32-bit RISC microprocessor systems.

XPS employs graphical design views and sophisticated correct-by-design wizards to guide developers through the steps necessary to create custom processor systems within minutes.

The true potential of XPS emerges with its ability to configure and integrate plug and play IP cores from the Xilinx Embedded IP catalog, with custom or 3rd party Verilog and VHDL designs.

Firmware and software developers benefit from XPS integration with Xilinx SDK which allows the automatic generation of critical system software such as boot loaders, bare metal BSP, and Linux BSPs. This capability ensures that OS porting and applications development can begin without delay caused by firmware development.

## 3.2 Why is it of use to us?

Our vhdl module for sobel filter written in ISE design suite and tested on Isim is just a standalone module. Although its possible to incorporate our module with dvi and vga in ise, we would not be able to make full use of ddr2ram. So we decided to shift to xps and make full use of ddr2ram using MPMC (Multi port Memory Controller).

We first studied how to make a coprocessor and link it to microblaze. We followed the tutorial in cs 150 .




Figure 3.1: xps main window

## 3.3 From where did we start?

Instead of starting afresh with the vga and dvi cores , we picked up a template of a project from cs150. His project was a basic skin mask filter. We edited his code by removing the skin mask . In its place we added our own sobelcop module which was succesfully simulated in Isim .

## 3.4 A step by step guide to create your own pcore

### 3.4.1 Start from template

- Clone the repository FPGASummerProject18 from https://github.com/apurvanandan1997?tab=repositories. This repository contains the edited code from cs 150.
- Open XPS.

XPS can be opened from terminal by typing xps.

The following window appears. Click on Open project . Go to the directory where you have extracted the files from the repository . In this location FPGASummerProject18/cs150-master-no-filter/dviproj/ You will find system.xmp. Open it. XMP stands for xilinx microprocessor project.

• Go to hardware -¿ Create or import peripheral. The following window will appear. Click next.



Figure 3.2: welcome

- In this window peripheral name, type name as sobelcop.
- In the bus settings, choose fsl. FSL stands for fast simplex link.
- $\bullet$  In the window of fsl settings , type number of input and output words as 1
- In peripheral implementation support , put a tick on the first 2 options.
- Click finish in the last window . Your peripheral is succesfully generated.

### 3.4.2 What's present in proces?

- Open the process directory . See fig.
- You will find 3 folders by default .
  - Data
  - devl
  - hdl
- We created an extra folder for our purpose Netlist which contain the ngc
  files for chipscope and fifo generator. These are compiled files and so you
  dont need to include the verilog files for the same.
- In the data directory, you will find 3 files




Figure 3.3: peripheral name




Figure 3.4: fsl settings



Figure 3.5: sobelcop directory




Figure 3.7: devl

- .bbd (Black Box Definition) . It include all the .ngc files in comma separated format
- $-\,$  .mpd (microprocessor peripheral definition). It include all the port definitions.
- .pao(peripheral analyze order).It includes information of all the libraries that you include in your code.
- The hdl directory , you will find the verilog and vhdl codes. The template for sobelcop will be present in the verilog folder as we had selected language as verilog . You need to edit this code in order to suite your purpose.
- Once you have made the necessary edits in the above mentioned files , you may proceed to the xpsgui.

## 3.4.3 Adding IP core to your design

- Open the xpsgui .
- In the IP catalog, you will find your user defined ip cores as shown in fig.



Figure 3.8: hdl



Figure 3.9: netlist




Figure 3.10: IP catalog

diagram of ip.png



Figure 3.11: block diagram of IP

- Double click on sobelcop and add ip instance to your design. A window will open as shown in fig.
- Confirm that all the ports mentioned in your IP are present in the block diagram . If not go back to your code and make edits.

### 3.4.4 Connect your IP with other components of design

- In the xpsgui system assembly view, you will find 3 tabs
  - bus interfaces
  - ports
  - addresses
- Explore all these tabs before making connections.
- In the addresses tab observe the base address and high address of ddr2 sdram . According you need to put address in your code whenever you are reading and writing to dram.
- In the ports tab , you can make connections. Alternative option is to make changes in the .mhs file (microprocessor hardware specification ) in the project tab .

 $\bullet\,$  Once the connections are done , you can verify them by viewing the Graphical design view.

## 3.4.5 Your design is ready !!!

Click on Export design in the Navigators toolbar. In the window that appears next , click on Export and Launch SDK.

Dont worry if your design is nt compiled in the first attempt . It took us almost a day and a half to resolve all the errors . If you face any kind of errors, search on stack exchange or xilinx for ums.

## 3.5 From XPS to SDK

Once your compilation process is completed , The sdk window will open. As we arent running any C/C++ application , we can directly proceed with the programming of fpga. Go to Xilinx tools - Program FPGA. Make sure you have connected the Jtag cable to fpga !!!

Enjoy! Your project has been uploaded to the board.