

FLASHDIS = 1: 1,792 KB RAM (224 blocks) | Physical SRAM: 2,048 KB / 1M x 16 | FLASHDIS resets to 0

MMU block / view	Offset in 8 KB slot	Address from	Address through	RESOURCE / FUNCTION	SELECTION / MODE
1. CPU LOGICAL ADDRESS SPACE - fixed CPU windows					
Slot 0-7	\$0000-\$1FFF	\$0000	FFFF	Eight CPU slots, 8 KB each; each slot selects one MMU block	Four LUTs
Fixed	\$1D00-\$1DFF	\$FD00	\$DFFF	Internal 256-byte RAM window	FFA1 bit 0 = 1
Fixed	\$1E00-\$1E0F	\$FE00	\$FE0F	System controls	CPU fixed decode
Fixed	\$1E10-\$1E1F	\$FE10	\$FE1F	K2 keyboard interface	CPU fixed decode
Fixed	\$1E20-\$1E2F	\$FE20	\$FE2F	Interrupt controller	CPU fixed decode
Fixed	\$1E30-\$1E3F	\$FE30	\$FE3F	Timer registers	CPU fixed decode
Fixed	\$1E40-\$1E4F	\$FE40	\$FE4F	Real-time clock	CPU fixed decode
Fixed	\$1E50-\$1E5F	\$FE50	\$FE5F	PS/2 keyboard and mouse	CPU fixed decode
Fixed	\$1E60-\$1E6F	\$FE60	\$FE6F	Serial UART / DriveWire	CPU fixed decode
Fixed	\$1E70-\$1E7F	\$FE70	\$FE7F	Codec control	CPU fixed decode
Fixed	\$1E80-\$1E8F	\$FE80	\$FE8F	IEC interface	CPU fixed decode
Fixed	\$1E90-\$1E9F	\$FE90	\$FE9F	External SD interface	CPU fixed decode
Fixed	\$1EA0-\$1EAF	\$FEA0	\$FEAF	Mouse cursor controls	CPU fixed decode
Fixed	\$1EB0-\$1EBF	\$FEB0	\$FEBF	VIA 0	CPU fixed decode
Fixed	\$1EC0-\$1EDF	\$FEC0	\$FEDF	DMA registers	CPU fixed decode
Fixed	\$1EE0-\$1EFF	\$FEE0	\$FEFF	Integer math registers	CPU fixed decode
Fixed	\$1F00-\$1F0F	\$FF00	\$FF0F	Internal SD interface	CPU fixed decode
Fixed	\$1F10-\$1F1F	\$FF10	\$FF1F	Splash flash SPI	CPU fixed decode
Fixed	\$1F20-\$1F2F	\$FF20	\$FF2F	WizFi interface	CPU fixed decode
Fixed	\$1F30-\$1F3F	\$FF30	\$FF3F	MIDI UART	CPU fixed decode
Fixed	\$1F40-\$1F4F	\$FF40	\$FF4F	W6100 Ethernet - K2	CPU fixed decode
Fixed	\$1F50-\$1F5F	\$FF50	\$FF5F	VS1053 sound interface	CPU fixed decode
Fixed	\$1F60-\$1F6F	\$FF60	\$FF6F	I2C control - K2	CPU fixed decode
Fixed	\$1F70-\$1F7F	\$FF70	\$FF7F	LCD interface - K2	CPU fixed decode
Fixed	\$1F80-\$1F8F	\$FF80	\$FF8F	NES / SNES controls	CPU fixed decode
Fixed	\$1F90-\$1F90	\$FF90	\$FF90	DIP-switch register	CPU fixed decode
Fixed	\$1F91-\$1F93	\$FF91	\$FF93	PSG write ports: \$FF91 left, \$FF92 both, \$FF93 right	Fixed sound; write
Fixed	\$1F94-\$1F97	\$FF94	\$FF97	OPL3: \$FF94/95 bank 0 addr/data; \$FF96/97 bank 1	Fixed sound; write
Fixed	\$1F98	\$FF98	\$FF98	SID selector: b4:0 register; b6:5 = 0 left, 1 right, 2 both, 3 off	Read/write; b7 = 0
Fixed	\$1F99	\$FF99	\$FF99	SID data: write the selected register and channel(s)	Fixed sound; write
Fixed	\$1F9A-\$1F9F	\$FF9A	\$FF9F	Reserved - no DIP-switch or sound selection	Not implemented
Fixed	\$1FA0	\$FFA0	\$FFA0	MMU: active LUT bits 1:0; edit LUT bits 5:4	MMU control
Fixed	\$1FA1	\$FFA1	\$FFA1	FLASHDIS bit 2; support read bit 7; RAM enables bits 1:0	Reset bits 6:0 = 0
Fixed	\$1FA8-\$1FAF	\$FFA8	\$FFAF	Eight block-number registers for the selected edit LUT	MMU slot table
Fixed	\$1FB0-\$1FBF	\$FFB0	\$FFBF	VIA 1 - K2	CPU fixed decode
Fixed	\$1FC0-\$1FDF	\$FFC0	\$FFDF	Video controls; HIRES4 / CLUT-group register at \$FFCB	CPU fixed decode
Fixed	\$1FE0-\$1FEF	\$FFE0	\$FFEF	Floating-point math registers	CPU fixed decode
Fixed	\$1FF0-\$1FFF	\$FFF0	\$FFFF	Internal vector RAM; reset vector at \$FFFE-\$FFFF	FFA1 bit 1 = 1

2. MMU BLOCK MAP - block x \$2000 + offset

\$00-\$3F	\$0000-\$1FFF	\$000000	\$07FFFF	512 KB SRAM	Always RAM
\$40-\$7F	\$0000-\$1FFF	\$080000	\$0FFFFFF	512 KB: flash select or SRAM	FLASHDIS 0 / 1
\$80-\$9F	\$0000-\$1FFF	\$100000	\$13FFFF	256 KB: cartridge select or SRAM	FLASHDIS 0 / 1
\$A0-\$BF	\$0000-\$1FFF	\$140000	\$17FFFF	256 KB SRAM	Always RAM
\$C0-\$C7	\$0000-\$1FFF	\$180000	\$18FFFF	64 KB sectored device address space	NotRAM
\$C8-\$CF	\$0000-\$1FFF	\$190000	\$19FFFF	64 KB without CPU RAM selection	NotRAM
\$D0-\$EF	\$0000-\$1FFF	\$1A0000	\$1DFFFF	256 KB SRAM	Always RAM
\$F0-\$FF	\$0000-\$1FFF	\$1E0000	\$1FFFFFF	128 KB without CPU RAM selection	NotRAM

3. SECTORED DEVICE DETAIL - device addresses, not SRAM pins

\$C0	\$0000-\$03FF	\$180000	\$1803FF	Blue gamma table	Mapped page \$C0
\$C0	\$0400-\$07FF	\$180400	\$1807FF	Green gamma table	Mapped page \$C0
\$C0	\$0800-\$0BFF	\$180800	\$180BFF	Red gamma table	Mapped page \$C0
\$C0	\$0C00-\$0FFF	\$180C00	\$180FFF	Mouse cursor image	Mapped page \$C0
\$C0	\$1000-\$10FF	\$181000	\$1810FF	Bitmap registers	Mapped page \$C0
\$C0	\$1100-\$11FF	\$181100	\$1811FF	Tile registers	Mapped page \$C0
\$C0	\$1200-\$12FF	\$181200	\$1812FF	Miscellaneous video registers	Mapped page \$C0
\$C0	\$1300-\$16FF	\$181300	\$1816FF	128 sprite attribute records, 8 bytes each	Mapped page \$C0
\$C0	\$1700-\$173F	\$181700	\$18173F	Text foreground palette / readback	Mapped page \$C0
\$C0	\$1740-\$177F	\$181740	\$18177F	Text background palette / readback	Mapped page \$C0
\$C1	\$0000-\$07FF	\$182000	\$1827FF	Font bank 0	Mapped page \$C1
\$C1	\$0800-\$0FFF	\$182800	\$182FFF	Font bank 1	Mapped page \$C1
\$C1	\$1000-\$13FF	\$183000	\$1833FF	Graphics palette 0	Mapped page \$C1
\$C1	\$1400-\$17FF	\$183400	\$1837FF	Graphics palette 1	Mapped page \$C1
\$C1	\$1800-\$1BFF	\$183800	\$183BFF	Graphics palette 2	Mapped page \$C1
\$C1	\$1C00-\$1FFF	\$183C00	\$183FFF	Graphics palette 3	Mapped page \$C1
\$C2	\$0000-\$12BF	\$184000	\$1852BF	Text character RAM - 4,800 bytes	Mapped page \$C2
\$C3	\$0000-\$12BF	\$186000	\$1872BF	Text attribute RAM - 4,800 bytes	Mapped page \$C3

RAM byte address = (MMU block x \$2000) + offset. SRAM word pins = byte address >> 1; bit 0 selects the byte lane.

\$D0 alone spans \$1A0000-\$1A1FFF. The entire \$D0-\$EF group spans \$1A0000-\$1DFFFF. No translation fold.

Max-RAM kernel sets FLASHDIS after detecting support; free RAM depends on allocations. VICKY / DMA bypass the CPU MMU.

Register rows show decode windows, not a guarantee that every byte is implemented. Unlisted device offsets are not general RAM.

Sources: rc18 MMU and K2/Jr2 I/O RTL; SID_OPL3_Interface.v fixed sound decode; wildbits.d.