customer	
pcb name	
WE article number	
engineer	
date	



Multilayer 4 Layers

PCB Thickness: 1,06 mm +/- 10%

		1 De Titudinasa : 1,000 titudina							
						Impedance			
Rigid area Structure	Rigid area Thickness	Material description		Viatypes	Layer usage	Er	Z[Ohm] Line / Space		
Soldermask	15					3,5			
L1	45	* Incl. Plating	Top-Layer						
	230	FR4 TG 135				3,9			
L2	35								
	410	FR4 TG 135				4,3			
L3	35								
	230	FR4 TG 135				3,9			
L4	45	* Incl. Plating	Bottom-Layer						
Soldermask	15					3,5			

Notes:	Via types - Standard and options				
50 % copper occupancy IL	Standard	Plugged Via	Filled & Capped Via		
final copper thickness according to IPC 6012	Via	(Type III-a)	(IPC Type VII)		
Dielectric material according IPC-4101 E / 24			— M —		
For Microvia technology please use our HDI stackups			00000 00000		
Revision: Created: W. Brylka / Scrutinised: A. Schilipp / Approved: A. Schilipp Template Revision: 06/2018 by Andreas Schilipp					