

18/12/24

Module - I

Difference b/w Computer Architecture & Computer Organization.

Computer Architecture

* Computer Architecture is concerned with the way hardware components are connected together to form a computer system.

* It acts as the interface b/w hardware & software.

* It helps us to understand functionalities of a system.

Computer Organization


* Computer Organization is concerned with the structure & behaviour of a computer system as seen by the user.

* It deals with components of a connection in a system.


* It tells us how exactly all the units in the system are arranged & interconnected.

19/12/24

Basic Functional Units of a Computer



Memory



There are 5 basic functional units

- Input Unit
- Output Unit
- Memory
- ALU
- Control Unit (CU)

Input & Output Unit

The computer system accept coded information through input units which reads the data. The most well known input unit is keyboard. The computer output units convert electric impulses to human readable form.

Memory Unit

Memory unit functions used to store programs & data. There are two types of memory:

- Primary memory
- Secondary memory

i. Primary memory :- It is a fast memory that operates at electronic speed. The programs must be stored in the memory while they are being executed. The primary memory refers to the main memory storage of the computer because it holds data of application.

that are currently used by the computer.

e.g. RAM, ROM, Cache Memory, Registers.

2. Secondary memory:- Secondary memory is also called as auxiliary memory. It is used when large amount of data & many programs have to be stored.


ALU

Most of the computer operations are executed in ALU. The data is transferred to the ALU from storage unit when required & after processing the output is returned back to storage unit for further processing.

Control Unit

Control Unit controls & coordinate every activities performed in a system. It sends control signals to other units & senses their states. It consists of large set of control lines & carries the signals used for timing & synchronization of events of all units.

Basic Operational Unit



Registers

Registers are fast, small, stand alone storage locations that hold data temporarily.

IR (Instruction Register)

It holds the instruction that is currently being executed.

PC (Program Counter)

It is a specialized register that keeps track of execution of a program. It contains the memory address of the next instruction to be fetched or executed.

General Purpose Registers

MAR (Memory Address Register)

It holds the address of the memory location to be accessed.

MDR (Memory Data Register)

It contains the data to be written into or readout of the addressed memory location.

Step 1: Program resides in the memory through the input unit.

Step 2: Execution of the program starts when the PC is said to point at the first instruction of the program.

Step 3: The contents of the PC are transferred to MAR & a read control signal is generated by the control unit & is sent to the memory.

Step 4: The instruction is fetched & is loaded into the MDR

Step 5: The contents of the MDR are transferred to the IR.

Step 6: The instruction in IR is decoded.

Step 7: If the instruction involves an ALU operation, it obtains the required operand, General Purpose Register from GPR or memory.

Step 8: If an operand is in the GPR, it is transferred to the ALU for operation.

Step 9: If an operand is in the memory, it is fetched by sending its address to MAR & initiates a read signal.

Step 10: When operand has been read, from the memory into the MDR, it is transferred from MDR to the ALU.

Step 11: When all operands are available, the ALU performs the desired operation.

Step 12: Results are stored back to ~~GPRs~~ GPRs or memory.

Step 13: If the result of this operation is to be stored in the memory, the result is sent to MDR.


Step 14: Address of location where the result is stored is sent to MAR & write enable signal is initiated.

Step 15: During the execution, the content of the PC is incremented so that PC points to the next instruction that is to be executed.

20/12/24 Bus.

A bus is a group of wires that serves as a connecting path for several devices.

single bus.



Memory location & Address

Endianess is a term that describes the order in which a sequence of bytes is stored in computer memory.

1. Big Endian

Most significant bit is stored in the lower byte address. eg: JOHNSON
~~If the size of the data~~

kbit			
0	J	O	H. N.
4	S.	O	N
:			
W/2			

2. Little Endian

The least significant bit is stored in the lower byte address.

k bit

0	N	O	S	N
4	H	O	J	
:				
2^{k-1}				

03/01/25

Instruction & Instruction Sequencing

Instructions

A computer may have instructions capable of performing 4 types of operations.

- (i) Data transfer b/w the memory & the processor register.
 - (ii) Arithmetic instructions
 - (iii) Logical instructions
 - (iv) Branching instructions
- Different notations are used to represent the 4 basic operations. They are:
- (i) Register transfer notation
 - (ii) Assembly language notation.

Assembly Language Notation

These types of notations are used to represent machine instructions & programs.

e.g.: $C = A + B$

ADD A, B

MOV B, C

Register Transfer Notation

e.g.: $C \leftarrow [A] + [B]$

$R_0 \leftarrow [A]$

$R_1 \leftarrow [B]$

$R_3 \leftarrow [A] + [B]$

$C \leftarrow R_3$

Types of Instructions

- 1) 3 Address Instruction
- 2) 2 Address Instruction
- 3) 1 Address Instruction
- 4) ~~Zero~~ Address Instruction

e.g.: 1) ADD A, B, C

2) ADD A, B

3) ADD A

4) PUSH

1) 3 Address Instruction

Syntax:-

Operation Source1, Source2, Destination.

eg: ADD A, B, C

Adding A & B & result stored in C.

2) 2 Address Instruction

Syntax:-

Operation source1, source2/destination

eg: ADD A, B

Adding A & B & result is stored in B

3) 1 Address Instruction

Syntax:-

Operation source/destination.

eg: ADD A.


The content of the memory location A will be added to the content of the accumulator & the result will be stored in A or accumulator (depending upon the process).

4) zero address instruction


Typically used with stack.

eg: PUSH

Instruction sequencing



PC point to the first instructions. The control unit fetches the data & execute the first instruction. While executing the first instruction, the PC automatically points to $i+4$. The CU always ~~is~~ watching the PC value after completing the execution of the first instruction, CU check the value in the PC, then second instruction get executed. This is called straight line execution, ie, fetching & executing one at a time in the order of increasing addresses.



When we are using branch instructions, it loads a new value into the program counter instead of following the sequential address ~~order~~ ^{model}.

08/01/25 Addressing Modes

1) Immediate Addressing Mode.

Data is directly given, i.e., operand = value.

e.g.: $\text{MOV } \#100, R1$

No memory reference is needed to fetch the data.

2) Register Addressing Mode

The operands is held in register whose name (Address) given in the instruction in address ~~field~~ field.
No memory access.

operands
are stored
from R1 to
R6

eg: MOV R1, R2
ADD R1, R2

3) Direct / Absolute Addressing Mode (1 memory referencing)
Address fields contain address of ~~operand~~.

eg: ~~MOV~~ LOC, R1


Here, the ~~LOC~~ is a ~~memory~~ location where the operand is situated. Single memory reference to access the data.

4) ~~Indirect~~ Addressing Mode

Multiple memory access is needed for indirect addressing mode.

eg: MOV (D), R1

Here D acts as the pointer to the operand.



5) Indexed / Displacement Addressing Mode

a) Index, $*(\text{R}_i)$

b) Base with index, $(\text{R}_i; \text{R}_j)$

c) Base with index & offset $\times(\text{R}_i; \text{R}_j)$

a) It is used for accessing arrays. $\times + \text{R}_i$ generate the address of the operand.

- b) Content of R_i + content of R_j give the address of operand.
- c) Sum of constant x + content of registers R_i & R_j gives the address of the operand
- $$x + R_i + R_j$$

6) Relative Addressing mode

e.g: `Mov 100(PC), Ri`

The address of the operand is determined by adding the constant with the PC's value.

Post increment.

7) Auto Increment Addressing Mode $[R_i]_+$

The address of the operand is specified in the instruction. After accessing the operand, the content of registers are automatically incremented to point to the next item. The increment is 1 for 8 bit operand, 2 for 16 bit operand & 4 for 32 bit operand.

8) Auto decrement

The content of the register specified in the instruction are first automatically decremented & then used as the address of the operand.

Questions

1) MOV -(R4), R₃
 ↓
 16 bit.
 ↳ 8 bit.

R4 [1011]

1015 [16]

1014 [15]

1011 [12]

8 bit → 16 bit

12

→ 16 bit operand.
 2) MOV (R4 +), R₃

12,

R4 [133]


33 [2]

2


R4 increment to 35

8/01/05 Basic Processing Unit

single Bus Organization



Registered Transfer



For each register, two control signals are used.

- (i) place the contents of the register on the bus.
(Rout)

- (ii) to load the data on the bus into register
(Rin)

* MOV R1, R4

R1out = 1 (Enabling the o/p of R1, i.e., this place the content of R1 on the processor bus)

R4in = 1 (Enabling the i/p register of R4, this loads data from the processor bus into register R4)


Performing Arithmetic or Logic Operations

e.g: SUB R4, R5

1. R4out = 1, Yin

2. R5out, Select Y, Subtract, Rin

3. Zout, R5in



10/01/25

Fetching a word from memory, etc.

To fetch an instruction or ~~one~~ operand from the memory, the processor needs its location. The address of this is given by MAR. The program or data which is read from the memory is received in MDR. MDR consists of 4 control signals, MDR_{out}, MDR_{in}, MDR_{out}, and MDR_{in}.

MDRin \Rightarrow from internal Bus to MDR

MDRout \Rightarrow from MDR to internal Bus

MDRine \Rightarrow from external Bus to MDR

MDRout \Rightarrow from ~~MDR~~ to ^{memory data} external Bus


MFC (Memory Function complete)

wMFC (Wait for memory to complete)

e.g. ~~MOV(R5), R2~~

+ MFC is used for indicating that the requested action from the memory is complete. The processor waits until it receives an MFC control signal i.e., WMFC. WMFC is the control signal that causes the processors' control circuit to wait for the arrival of MFC signal.

storing a word from memory.



e.g. MOV R3, R2

1. R3out, MARin, Read
2. MDRin G WMFC
3. MDRout, R2in

storing a word to memory

X MOV R2, (R1)

1. R2out, MARin, Read
2. R1out, MARin, Read
3. MDRin G, WMFC, Write
- 4.

1) MOV R2, (R1)

1. R1out, MARin, Write
2. R2out, MDRin
3. MDRout G, WMFC.

Two-Phase Instruction Execution

MOV R2, (R1)

- X PCout, MARin, Read, Select 4, Add

Instruction execution is classified into two phase:

Fetching phase

Execution phase.

Write a control sequence for performing the following:

i) MOV R₂, R₁

1. PCout, MARin, Read, Select 4, Add zin }
2. Zout, PCin, Yin, WMFC }

3. MDRout, IRin } common to all

4. R₁out, MARin, Unwrite, }

5. R₂out, MDRin }

6. MDRout, WMFC }

ii) Write a control sequence to perform ADD (R₂), R₁

1. PCout, MARin, Read, Select 4, Add zin }

2. Zout, PCin, Yin, WMFC }

3. MDRout, IRin }

4. R₂out, MDRin, Read }

5. MDRout, MARin, Read }

6. MDRin, WMFC }


7. R₁out, Yin }

8. MDRout, Select 4, Add, Zin }

9. Zout, R₁in

Multiple Bus Organization

control sequence for the instruction used by the single bus is quite long because only one data item can be transferred over the bus. To reduce the no. of steps, use multiple internal paths that enable several transfers to take place in parallel.



i) Add R4, RS, RB

Step	Action
1.	PCout, R = B, MARin, Read, Inc PC
2.	W/MPC

3. MDRoutB, R = B, IRin

4. R4 outA, R5 outB, Select A, Add, R6 P0, ADD

Register Transfer Logic

A digital system is a sequential logic system constructed with flipflops, gates, adders, decoders, counters, etc. To specify a large digital system with a state table would be very difficult. To describe a digital system in terms of functions such as decoders, adders or registers, it is necessary to employ a higher level mathematical notation. Thus the registers are selected to be the primitive components in the digital system. The register transfer logic describes the information flow & processing tasks among the data stored in the registers in a precise & concise manner.

The components of a digital sys

1. The set of registers in a system & their fns.
2. The binary word information stored in the register.
3. The operation performed on the information stored in register.
4. The control fns. that initiate the sequence of operations