

Register Transfer Logic

A digital system is a sequential logic system constructed with flipflops, gates, adders, decoders, counters, etc. To specify a large digital system with a state table would be very difficult. To describe a digital system in terms of functions such as decoders, adders or registers, it is necessary to employ a higher level mathematical notation. Thus the registers are selected to be the primitive components in the digital system. The register transfer logic describes the information flow & processing tasks among the data stored in the registers in a precise & concise manner.

The components of a digital sm

1. The set of registers in a system & their fns.
2. The binary coded information stored in the register.
3. The operation performed on the information stored in register.
4. The control fns. that initiate the sequence of operations

Registers

Registers is a memory unit which is capable of storing information. For example, a memory unit is considered to be a collection of storage registers where information can be stored.

Types of registers

PC,

MAR,

MDR,


IR,

General purpose Registers, etc.

Representation of register transfers

Example of RTL

$x' \text{To} : A \leftarrow B$



The operations performed on the data stored in the register are called microoperations.

Types of microoperation

1. Arithmetic operation

2. Logical " "

3. Shift " "

Symbolic Representation	Description
$F \leftarrow A+B$	Content of $A+B$ is transferred to F
$F \leftarrow A-B$	Content of $A-B$ is transferred to F .
$B \leftarrow \bar{B}$	complement the register B .
$B \leftarrow B' + 1$	forms the 2's complement of the content of register B
$F \leftarrow A + \bar{B} + 1$	# $A + 2^e$'s complement of B (subtraction)
$A \leftarrow A + 1$	Increment the register A by 1
$A \leftarrow A - 1$	Decrement the register A by 1

24-01-25 Logical M operation

Symbolic Representation	Description
$A \leftarrow \bar{A}$	Complement all bits of register A .
$F \leftarrow A \vee B$	performs logical OR M operation
$F \leftarrow A \wedge B$	logical AND M operation.
$F \leftarrow A \oplus B$	logical exclusive OR M operation.


shift M operation

Symbolic Rep resentation

shift the content either left or right. These M operation are used for serial transfer of data. There are 3 types of shift M operations logical, arithmetic & circular.

1) Logical shift Register ~~test~~

logical left shift (shLA)




logical shift right (shRA)



2. Arithmetic shift M operation

ashIA \Rightarrow same as that of shLA




copy the MSB as such & perform the right shift operation

b) Circular shift
or round around / change MSB to LSB or LSB to MSB as required

c) i)




c) ii)



Processor Organization

Bus Organization



$$R_1 \leftarrow R_0 + R_3$$

step 1: MUX A selector ; To place the content of R_2 onto the bus A

step 2: MUX B selector ; To place the content of R_3 onto the bus B

step 3: ALU fn selector ; To provide the arithmetic operation $A+B$

step 4: shift selector ; To transfer data

step 5: Decoder / destination selector : Transfer the content of bus C into R_1


-01-25

scratchpad memory


~~large computer wire~~

→ The registers in a processor unit can be enclosed within in a small memory location unit called scratchpad memory.

→ It is cheaper & it require less wires




sum processes employe, a 2 - port memory
 in order to ~~overcome~~^{avoid} the delay caused in the
 scratchpad memory. The clock input CP
 controls the memory read or write operation
 through the write enable WE. When CP=1,
 WE=0 read operation takes place. When
 CP=0, WE=1, write operation takes place.



Accumulator


- used for consecutively adding numbers.
- used along with ALU but sometimes, the accumulator itself is used for ^{shift} M operations.
- Accumulator derived its name from addition



ALU performs a set of basic arithmetic & logical operation. The number of selection wires s_2, s_1 & s_0 select a particular operation in the unit.

s_2 (mode select): distinguishes b/w arithmetic & logic operation. When $s_2=0$, ALU performs arithmetic operations. When $s_2=1$, it performs logical operations.

s_1, s_0 (function select): It specifies the operations.




29/01/25

Design of ALU


- ① Designing of Arithmetic section
- ② Designing of logical "
- ③ ~~per~~ Modify arithmetic section so that it can perform both arithmetic & logic section

Designing of arithmetic circuit


① Addition




② Addition with carry.




③ $A + B'$




④ subtraction




⑥ Transfer of A :




⑦ Increment of A :




⑧ Decrement of A :



⑨ Transfer of A :



By giving diff values to B, we can perform 8 arithmetic operations & the values of B varies from 0, B, B' or 1. The circuit that controls r/p B is called a true or complement 1 or 0 circuit.



S ₁	S ₀	y
0	0	0
0	1	B
1	0	B'
1	1	1

$$S_1 = 0$$

$$S_0 = 0$$

$$B \cdot 0 + B' \cdot 0 = 0$$

$$S_1 = 0$$


$$S_0 = 1$$

$$B + B' = 1$$

$$B \cdot 0 + B' \cdot 1$$



$$= B'$$

Function	select	x	y	Op equal $F = x + y$	operation
S ₁	S ₀	cin			
0	0	0	A	$F = A$	Transfer of A
0	0	1	A	$F = A + 1$	Incrementation
0	1	0	A	$F = A + B$	Addition
0	1	1	A	$F = A + B + 1$	Addition with carry
1	0	0	A	$F = A + B'$	Addition A+B'
1	0	1	A	$F = A + B' + 1$	Subtraction with carry
1	1	0	A	$F = \overline{A}$	Decrement
1	1	1	A	$F = \overline{A} + 1$	Increment of A




Qn) Design a Adder or subtractor circuit without selection variables $s_1 \cdot s_0$. If variables A & B, $s=0$ perform addition $A+B$. When $s=1$, subtraction takes place.

01/01/25




s	x_i	y_i	a_{in}
0	A	B	0
1	A	B'	1




s	A	B	x_i	y_i
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	0
1	1	0	1	1
1	1	1	1	0

$$x_i^o = A_i^o$$

S	B	y
0	0	0
0	1	1
1	0	1
1	1	0



$$y_i = B_i \oplus S$$





Tutorial (After exam)

1. Design an arithmetic circuit with one selection variable s & two data i/p A & B . When $s=0$, the circuit performs addition operation i.e., $F=A+B$. When $s=1$, the circuit performs the increment operation $F=A+1$.
2. Design an arithmetic circuit that generate the following arithmetic operation. Draw the logic diagrams of 1 typical stage.

S_1	S_0	$Cin = 0$	$Cin = 1$
0	0	$F = A + B$	$F = A + B + 1$
0	1	$F = A$	$F = A + 1$
1	0	$F = \bar{B}$	$F = B' + 1$
1	1	$F = A + \bar{B}$	$F = \bar{A} + B' + 1$

Designing of logical circuit





22/01/25

Modifying the arithmetic circuit to get logical operations

S₂, S₁, S₀

S ₂	S ₁	S ₀	X	Y	Cin	Operation	Expected
1	0	0	A	0	0	Transfer of A	OR ✗
1	0	1	A	B	0	XOR	XOR ✓
1	1	0	A	B'	0	XNOR	* AND ✗
1	1	1	A	1	0	NOT	NOT ✓

Full adder, $F = A \oplus B \oplus C \Rightarrow A \oplus B$

$$\begin{array}{cc} S_2 & S_0 \\ 0 & 0 \end{array} \quad A \oplus 0 = A'0 + A \cancel{\oplus} 1 = A$$

$$\begin{array}{cc} S_2 & S_0 \\ 0 & 1 \end{array} \quad A \oplus B = A'B + AB'$$

$$\begin{array}{cc} S_2 & S_0 \\ 1 & 0 \end{array} \quad A \oplus B' = A'B' + A\cancel{'}B = XNOR$$

$$\begin{array}{cc} S_2 & S_0 \\ 1 & 1 \end{array} \quad A \oplus 1 = A'1 + A0 = A'$$

$$\begin{aligned} A \oplus B \\ = A'B + AB' \end{aligned}$$

$$S_2 \ S_1 \ S_0' \\ 1 \ 0 \ 0 \quad A + B \Rightarrow OR$$

$$S_2 \ S_1 \ S_0' \\ 1 \ 1 \ 0 \Rightarrow (A \oplus B) \\ (A + K) \oplus B' \\ = (A + K)' B' + (A + B K) B \\ = A' K' B' + AB + KB \\ \text{sub } K = B' \\ = A' B' B' + AB + B' B \\ = \underline{\underline{AB}}$$

Arithmetic


$$X_i = A_i$$

$$Y_i = BS_0 + B'S_1$$

Logic

$$X_i = A + S_2 S_1' S_0' \cdot B + S_2 S_1 S_0 \cdot B'$$


$$Y_i = B S_0 + B' S_1$$



Designing of shifter

shifter helps us to transfer the o/p of the ALU on to the o/p bus. The shifter may transfer the information directly without a shift or it may shift the information to the right or left.

H ₁	H ₀	
0	0	$s \leftarrow F$
0	1	$sh + F$
1	0	shF
1	1	clear(0)




Design of Status Register

register


A status register is a hardware that contains the information about the state of the processor. It helps to find the relative magnitude of 2 registers. Status register consists of C, Z, S etc flags. C denotes carry flag. Carry flag is set if the o/p of the carry of ALU is one. S-side flag. Side flag is set if the highest order bit of the result is the o/p is 1.

~~N~~ - flag. Z - Zero flag is set if the o/p of the ALU contains all zeroes.

V - Overflow → Overflow is set if the exclusive OR of C8 & C9 becomes 1.



Processor Unit



Binary Code	$Cin=0$	$Cin=1$	F	H
0 0 0	$A \leftarrow 0$	$A+1$	No shift.	
0 0 1	$A+B$	$A+B+1$	shift right	
0 1 0	$A-B-1$	$A-B$	shift left	
0 1 1	$A-1$	$A, C \leftarrow 1$	shift left.	
1 0 0	$A \vee B$	-	0's to o/p bus	
1 0 1	$A \oplus B$	-	-	
1 1 0	$A \cap B$	-	circulate right with C	
1 1 1	\bar{A}	-	circulate left with C	

25/02/25

Pipelining

Op.	S ₁	S ₂	S ₃
1. $R_1 \leftarrow A_1, R_2 \leftarrow B_1$	$R_1 \leftarrow A_1, R_2 \leftarrow B_1$	-	-
2. $R_1 \leftarrow A_2, R_2 \leftarrow B_2$	$R_3 \leftarrow A_1 * B_1,$ $R_4 \leftarrow C_1$	-	-
3. $R_1 \leftarrow A_3, R_2 \leftarrow B_3$	$R_3 \leftarrow A_2 * B_2,$ $R_4 \leftarrow C_2$	$R_5 \leftarrow A_1 * B_1 + C_1$	-
4. $R_1 \leftarrow A_4, R_2 \leftarrow B_4$	$R_3 \leftarrow A_3 * B_3,$ $R_4 \leftarrow C_3$	$R_5 \leftarrow A_2 * B_2 + C_2$	-
5. $R_1 \leftarrow A_5, R_2 \leftarrow B_5$	$R_3 \leftarrow A_4 * B_4,$ $R_4 \leftarrow C_4$	$R_5 \leftarrow A_3 * B_3 + C_3$	-
6. $R_1 \leftarrow A_6, R_2 \leftarrow B_6$	$R_3 \leftarrow A_5 * B_5,$ $R_4 \leftarrow C_5$	$R_5 \leftarrow A_4 * B_4 + C_4$	-
7. $R_1 \leftarrow A_7, R_2 \leftarrow B_7$	$R_3 \leftarrow A_6 * B_6,$ $R_4 \leftarrow C_6$	$R_5 \leftarrow A_5 * B_5 + C_5$	-

g.	$R_3 \leftarrow A_7 * B_7$	$R_3 \leftarrow A_7 * B_7$	$R_5 \leftarrow A_6 * B_6 + C_6$
h.	$R_4 \leftarrow C_7$	$R_4 \leftarrow C_7$	$R_5 \leftarrow A_7 * B_7 + C_7$
	.	.	.
	.	.	.
	.	.	.


Pipelining is a process of dividing a process into several sub-operations where each sub-operation is associated into segments. It is called pipelining because the output of s_1 is passed to s_2 & so on.



If we execute this, in sequential manner (no pipeline) for execute $A_i * B_i + C_i$, we need 3 segments & for each segment, it need one clock cycle. Thus for 7 ops it needs 7 clock cycles.



Space-Time Diagram

It shows the behaviour of the pipeline.
Consider 6 different tasks are executed in
4 different segments.



OG/OA/OS Design of Accumulator.

Accumulator is a special purpose register capable of performing not only the addition but also many other operations.



<u>control variable</u>	<u>function</u>
P ₁	A $\leftarrow A + B$
P ₂	A $\leftarrow 0$
P ₃	A $\leftarrow \bar{A}$
P ₄	A $\leftarrow AAB$
P ₅	A $\leftarrow AVB$
P ₆	A $\leftarrow A \oplus B$
P ₇	A $\leftarrow Sh\lrcorner A$
P ₈	A $\leftarrow Sh\wedge A$
P ₉	A $\leftarrow A + 1$
z	if (A - O) $\geq = 1$


Add .

<u>Present state</u>	<u>Next state</u>	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

<u>J</u>	<u>K</u>	<u>Next state</u>
0	0	No change
0	1	Reset
1	0	Set
1	1	Toggle

A	B	C	A_1	JA_1^o	KA_1^o	C_{el}
0	0	0	0	0	X	0
0	0	1	1	1	X	0
0	1	0	1	1	X	0
0	1	1	0	0	X	0
0	0	0	1	X	0	0
1	0	1	0	X	1	1
1	1	0	0	X	1	1
1	1	1	1	X	0	1


for JA_1^o



$$JA_1^o = \bar{B}C + B\bar{C}'$$

~~= B + C~~

for KA_1^o



$$KA_1^o = \bar{B}C + B\bar{C}'$$

~~= B + C~~

for Ciel

A	BC			
	00	01	11	10
0	0	0	1	0
1	0	1	0	1

$$C_i + 1 = BC_P + AC_P + AB_P,$$

Adding takes place only when P_1 is added.

For clear

$$\bar{J}A_i^c = 0,$$

$$KA_i^c = P_2,$$

complement

$$\bar{J}A_i^f = P_3$$

$$KA_i^f = P_3$$

$A \leftarrow A \wedge B$

A	B	A_i	$\bar{J}A_i^c$	KA_i^c
0	0	0	0	X
0	1	0	0	X
1	0	0	X	1
1	1	1	X	0

for JA_i^i

A	B	\bar{B}	B
\bar{A}	0	0	1
A	X_2	X_3	

$$JA_i^i = 0.$$

for KA_i^i

A	B	\bar{B}	B
\bar{A}	X	0	1
A	1	X_2	O_3

$$KA_i^i = \bar{B} P_4.$$

for OR

A	B	\bar{A}^i	JA_i^i	KA_i^i
0	0	0	0	X
0	1	1	1	X
1	0	1	X	0
1	1	1	X	0

for JA_i^i

A	B	\bar{B}	B
\bar{A}	0	0	1
A	X_2	X_3	

$$JA_i^i = B P_5$$

for KA_i^i

A	B	\bar{B}	B
\bar{A}	X	0	1
A	0	0	3

$$KA_i^i = 0$$

for XOR

A	B	$A\bar{B}$	$\bar{A}B$	KAB
0	0	0	0	X
0	1	1	1	X
1	0	1	X	0
1	1	0	X	1

for JAI'

A	$B\bar{B}$	B
\bar{A}	0	1
A	X	X

$$JAI' = BP_6$$

for KAI'

A	$B\bar{B}$	B
\bar{A}	X	X
A	0	1

$$KAI' = BP_6$$