Catalyzer - Physical Design Implementation Report


Design: Asynchronous_FIFO

Powered by compcarta

Physical Design Summary

Instances	13,025
Die Area	106,903 µm²
Wall Time	2m 19s
CPU Time	4m 9s
Max Threads	2

Final Layout View



Catalyzer - Floorplan Stage

Design: Asynchronous_FIFO

Powered by comparta

Runtime	Peak Memory	Errors	Warnings
3s	150.50 MB	0	2

AREA

Total Area	23,264.8 um²
Utilization %	20 %
Total Cells	2,248

POWER & TIMING

Total Power	0 W
Max Slack	-0.149 ns
Min Slack	0.22 ns

FLOORPLAN

IO Cells	72
Tap Cells	1,403

Catalyzer - Placement Stage

Design: Asynchronous_FIFO

Powered by comparta

Runtime	Peak Memory	Errors	Warnings
5s	216.55 MB	0	0

AREA

Total Area	24,434.7 um²
Utilization %	21 %
Total Cells	2,360

POWER & TIMING

Total Power	0 W
Max Slack	4.72 ns
Min Slack	0.7 ns

Catalyzer - Cts Stage

Design: Asynchronous_FIFO

Powered by comparta

Runtime	Peak Memory	Errors	Warnings
4s	216.55 MB	0	1

AREA

Total Area	29,266.8 um²
Utilization %	26 %
Total Cells	2,629

POWER & TIMING

Total Power	0.0117 W
Max Slack	4.62 ns
Min Slack	0.55 ns

CLOCK TREE

Clock Nets	2
Buffers	5
Max Level	2
Avg Sink Wire	93.76 um

Catalyzer - Routing Stage

Design: Asynchronous_FIFO

Powered by comparta

Runtime	Peak Memory	Errors	Warnings
2m 7s	1.05 GB	0	28

AREA

Total Area	106,903 um²
Utilization %	26 %
Total Cells	13,025

POWER & TIMING

Total Power	0.012 W
Max Slack	4.41 ns
Min Slack	0.56 ns

ROUTING

Overflow %	0
Worst Layer Usage %	19.54 %
Total Wire Length	51,634 um