CTS Report

Last run: 05 Nov 2026, 06:56:41 pm
Generated: 05 Nov 2026, 07:00:33 pm

Project: Asynchronous_FIFO PDK: sky130A

Run Time: 4s | CPU Time: 4s | Peak Memory: 216.55 MB | Threads: 2

AREA METRICS

Total area of buffer cells	Total area of timing buffer cells	Total area of inverter cells	Total area of clock inverter cells	Total area of sequential cells
4179 µm²	1081 µm²	8 µm²	653 µm²	17347 µm²

Total area of combinational cells	Total area of tap cells	Total placed standard-cell area
4244 µm²	1755 µm²	29267 µm²

CLOCK CLUSTERING

Clustering size	Sinks after clustering
50	135

CLOCK TREE

Total clock nets detected	Number of clock sinks	Clock buffers inserted	Clock nets created	Leaf buffers
2	52	5	5	0

Average sink wire length	Maximum clock tree level
93.76 µm	2

DESIGN AREA UTILIZATION

Design area	Design utilization
27511 µm²	26 %

DESIGN CELL COUNTS

Number of clock buffer cells	Number of timing repair buffer cells	Number of inverter cells	Number of clock inverter cells	Number of sequential cells
167	112	2	102	584

Number of combinational cells	Number of tap cells	Total number of cells
259	1403	2629

DISPLACEMENT

Total displacement	Average displacement	Maximum displacement
0	0	0

PHYSICAL CELL COUNTS

Number of tap cells
1403

POWER

Sequential power	Combinational power	Clock power	Macro power	Pad power
3.83 W	2.20 W	5.70 W	0.00 W	0.00 W

Total power
11.70 W

TIMING

Setup violations count	Hold violations count	Worst max slack	Worst min slack
0	0	4.620 ns	0.550 ns

COMPCARTA