# **Scoring Indicators**

## Paper Set A -3134(2021)


## DIGITAL COMPUTER FUNDAMENTALS

Q No	Scoring Indicators	Split score	Sub Total	Total
	PART A		-	9
I. 1	0010 1000 <sub>2</sub>	1	1	
I. 2	011112	1	1	
I. 3	<ol> <li>Sign magnitude form</li> <li>2's complement form</li> </ol>	Any	1	
I. 4	NAND and NOR Gates	0.5 + 0.5	1	
I. 5	A B Output 0 0 0 0 1 1 1 0 1 1 1 1	1	1	9
I. 6	Binary Coded Decimal	1	1	
I. 7	Preset and Clear	0.5+0.5	1	
I. 8	SUM = A'B + AB' Carry = A.B	1/2 + 1/2	1	
I. 9	sequential logic is a type of logic circuit whose output depends on the present value of its input signals as well as the present state.	1	1	
	PART B			24
II. 1	$25_{10} = 0010\ 0101\ 48_{10} = 0100\ 1000\ BCD\ conversion - 1\ marks$ Result = 0010 0101 + 0100 1000			s. 2
	0110 1101 + Addition – 2 marks 0110	1 + 2	3	3
	$0111 \ 0011 = 73_{10}$			
I.2	A Gray code is an encoding of numbers so that adjacent numbers have a single digit differing by 1.	3	3	3
	It is an unweighted code			
I.3	De Morgan's First Law :states that the complement of the product of two or more variables is corresponding to the sum of the complement of each variable.	1.5 + 1.5	3	3

	Second terms is each te	equal to	ne comp	lement of the	e sum of all the complement of		g g	
	(or write	the Boo	olean eq	uation)				18 19
	X	Y	Z	F (output)				-
	0	0	0	0				
	0	0	1	1				
	0	1	0	0				
II.4	0	1	1	1		3	3	3
	1	0	0	1		-		
	1	0	1	0	-			
	1	1	0	1				
	1	1	1	0				
II.5	1	X(1+Y) X(1) X = RHS				3	3	3
II.6	A-1)		) <u>~</u> ~			3	3	3
II.7	Logic Ch	reuit Of 2-To-1 Mult	7	selec 0 1	et input output D0 D1	2+1	3	3
II.8	A 13 - C D		74	)—(A+B)	CD	3	3	3

II.9	Inputs are given to In1, In2 and In3.  Outputs are Q1,Q2,Q3,  When clock is given, inputs are transferred to output simultaniously.  (figure 2 marks Explanation 1 mark)	2+1	3	3
II.10	Alternative figures are also available.	3	3	3
	III PART C			42
III 1a	$11011 = 1x2^4 + 1x2^3 + 1x 2^2 + 1 = 27_{10} = 1B_{16}$	1+1	2	
III 1b	$11A_{16} = 1x16^2 + 1x16 + 10 = 256 + 16 + 10 = 282_{10}$	2	2	7
III 1c	$242_{10} = 11\ 110\ 010_2 = 362_8$	1.5 +1.5	3	
III 2 a	Error-detecting codes are a sequence of numbers generated by specific procedures for detecting errors in data that has been transmitted over computer networks.  The parity check is done by adding an extra bit, called parity bit, to the data to make the number of 1s either even or odd depending upon the type of parity. The parity check is suitable for single bit error detection only.  The two types of parity checking are  Even Parity— Here the total number of bits in the message is made even.  Odd Parity— Here the total number of bits in the	2	4	7
2 b	binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each digit is represented by a fixed number of bits, usually four. $1000 + 0101 = 1101$ since this is $> 1001$ add $0110$ $1101+0110 = 10011 = 13_{10}$	1 2	3	

3    Truth table 4 marks, diagram 3 marks   2+				-	
K map = 2marks, Grouping 2 mark, logic diagram 3 marks    Troputs   Outputs   A B   Con   S   Con   O   O   O   O   O   O   O   O   O	3	A NAND AB NAND AB A AND AB  NAND AB NAND AB A OR A+B	2.5 +	7	7
K map = 2marks, Grouping 2 mark, logic diagram 3 marks    Inputs	4	X O O O O O Z	2+	7	7
Truth table 4 marks , diagram 3 marks  Truth table 4 marks , diagram 3 marks  Truth table 4 marks , diagram 3 marks  4 + 3 7 7  When input K = 0, the circuit add two 4 bit values. The bits B3,B2,B1 and B0 are transferred to the second input of Full adders with out changing. So the circuit acts as an adder.  When K = 1, the XOR gates complements the B inputs and Cin also becomes 1 , So the 2's complement of B3,B2,B1,B0 is added by the full adder. So it works as a subtractor		K map = 2marks, Grouping 2 mark, logic diagram 3 marks	3		
When input K = 0, the circuit add two 4 bit values. The bits B3,B2,B1 and B0 are transferred to the second input of Full adders with out changing. So the circuit acts as an adder.  When K = 1, the XOR gates complements the B inputs and Cin also becomes 1, So the 2's complement of B3,B2,B1,B0 is added by the full adder. So it works as a subtractor	5	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4+3	7	7
When input K = 0, the circuit add two 4 bit values. The bits B3,B2,B1 and B0 are transferred to the second input of Full adders with out changing. So the circuit acts as an adder.  When K = 1, the XOR gates complements the B inputs and Cin also becomes 1, So the 2's complement of B3,B2,B1,B0 is added by the full adder. So it works as a subtractor					
B3,B2,B1 and B0 are transferred to the second inputf of Full adders with out changing. So the circuit acts as an adder.  When K = 1, the XOR gates complements the B inputs and Cin also becomes 1, So the 2's complement of B3,B2,B1,B0 is added by the full adder. So it works as a subtractor	6	Full Adder C5 Full Adder Cin	4+3	7	7
7		B3,B2,B1 and B0 are transferred to the second input of Full adders with out changing. So the circuit acts as an adder.  When K = 1, the XOR gates complements the B inputs and Cin also becomes 1, So the 2's complement of B3,B2,B1,B0 is added	,		. *
	7		6+ 1	7	7



9	Pusse detector  Pusse detector  Q	5+2	7	7
10	Figure 4 marks explanation 3 marks A ring counter is a typical application of the Shift register. The ring counter is almost the same as the shift counter. The only change is that the output of the last flip-flop is connected to the input of the first flip-flop in the case of the ring c ounter but in the case of the shift resister it is taken as output. Except for this, all the other things are the same.  No. of states in Ring counter = No. of flip-flop used	4+3	7	7
11	All J and K inputs are connected to VDD so for each clock input, the flip flop toggles. Input clock is given to first flop. The output of this is the LSB. The output of previous one act as the clock of the next flipflop. So second flipflop toggles on every 2 <sup>nd</sup> clock, third flip flop toggles on every 4 <sup>th</sup> clock and fourth one flips on every 8 <sup>th</sup> clock. So ths will produce count sequence from 0000 to 1111 and repeats. (Figure 4 marks explanation 3 marks)	4+3	7	7

				1
	Data in  Serial in/Serial out  Data out  Serial in/Parallel out  Data in  Data in  Data in  Data in  Parallel in/Serial out  Parallel in/Parallel out  Parallel in/Parallel out			
12	figure 4 marks explanation 3 marks The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register. Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register. The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.	4+3	7	7
	The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.  The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.		576	

#### Blue Print - QID -2110220196

#### DIGITAL COMPUTER FUNDAMENTALS

TED (21) -3134 - SET A

#### **Mark Distribution**

le le	lule	ss/ ule ) * 5%)			Τ	Type of Q	uestions			
Module	Hours/ Mod (hi)			A	Par	rt B	Par	rt C	Т	otal
-			No. of questions	Marks	No. of questions	Marks	No. of questions	Marks	No. of questions	Marks
1	8	23(22-24)	2	2	2	6	4	28	7	
2	. 11	32(30 -34)	3	3	3	9.	2	14	9	e
3	12	34(32-36)	2	2	3	9	2	14	7	
4	.12	34(32-36)	2	2	2	6	4	28	8	
Total	43	123	9	9	10	30	12	84	31	123

# **Cognitive Level Distribution**

Cognitive Level	Marks	% of Marks
Remembering	8	7
Understanding	45	36
Applying	70	57
Total	123	100