






Scoring Indicators

Paper Set A -3134(2021)


DIGITAL COMPUTER FUNDAMENTALS

Q No	Scoring Indicators	Split score	Sub Total	Total score															
	PART A			9															
I. 1	0010 1000 ₂	1	1	9															
I. 2	01111 ₂	1	1																
I. 3	1. Sign magnitude form 2. 2's complement form	Any one	1																
I. 4	NAND and NOR Gates	0.5 + 0.5	1																
I. 5	<table border="1"><tr><td>A</td><td>B</td><td>Output</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B		Output	0	0	0	0	1	1	1	0	1	1	1	1	1	1
A	B	Output																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
I. 6	Binary Coded Decimal	1	1																
I. 7	Preset and Clear	0.5+0.5	1																
I. 8	SUM = A'B + AB' Carry = A.B	½ + ½	1																
I. 9	sequential logic is a type of logic circuit whose output depends on the present value of its input signals as well as the present state.	1	1																
	PART B			24															
II. 1	25 ₁₀ = 0010 0101 48 ₁₀ = 0100 1000 BCD conversion – 1 marks Result = 0010 0101 + 0100 1000 ----- 0110 1101 + Addition – 2 marks 0110 ----- 0111 0011 = 73 ₁₀	1 + 2	3	3															
II.2	A Gray code is an encoding of numbers so that adjacent numbers have a single digit differing by 1. It is an unweighted code	3	3	3															
II.3	De Morgan's First Law :states that the complement of the product of two or more variables is corresponding to the sum of the complement of each variable.	1.5 + 1.5	3	3															

	<p>Second Law: The complement of the sum of all the terms is equal to the product of the complement of each term.</p> <p>(or write the Boolean equation)</p>																																										
II.4	<table> <tr> <th>X</th> <th>Y</th> <th>Z</th> <th>F (output)</th> </tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table>	X	Y	Z	F (output)	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	1	1	0	0	1	1	0	1	0	1	1	0	1	1	1	1	0				3	3	3
X	Y	Z	F (output)																																								
0	0	0	0																																								
0	0	1	1																																								
0	1	0	0																																								
0	1	1	1																																								
1	0	0	1																																								
1	0	1	0																																								
1	1	0	1																																								
1	1	1	0																																								
II.5	$X+XY = X(1+Y)$ $= X(1)$ $= X = \text{RHS}$				3	3	3																																				
II.6					3	3	3																																				
II.7	<p>Logic Circuit Of 2-To-1 Multiplexer</p>  <table> <tr> <th>select input</th> <th>output</th> </tr> <tr> <td>0</td> <td>D0</td> </tr> <tr> <td>1</td> <td>D1</td> </tr> </table>				select input	output	0	D0	1	D1	2+1	3	3																														
select input	output																																										
0	D0																																										
1	D1																																										
II.8					3	3	3																																				

II.9	 <p>Inputs are given to In1, In2 and In3 . Outputs are Q1,Q2,Q3, When clock is given, inputs are transferred to output simultaneously. (figure 2 marks Explanation 1 mark)</p>	2+1	3	3
II.10	 <p>Alternative figures are also available.</p>	3	3	3
III PART C				42
III 1a	$11011 = 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 = 27_{10} = 1B_{16}$	1+1	2	7
III 1b	$11A_{16} = 1 \times 16^2 + 1 \times 16 + 10 = 256 + 16 + 10 = 282_{10}$	2	2	
III 1c	$242_{10} = 11\ 110\ 010_2 = 362_8$	1.5 +1.5	3	
III 2 a	<p>Error-detecting codes are a sequence of numbers generated by specific procedures for detecting errors in data that has been transmitted over computer networks.</p> <p>The parity check is done by adding an extra bit, called parity bit, to the data to make the number of 1s either even or odd depending upon the type of parity. The parity check is suitable for single bit error detection only.</p> <p>The two types of parity checking are</p> <p>Even Parity– Here the total number of bits in the message is made even.</p> <p>Odd Parity – Here the total number of bits in the message is made odd.</p>	1 2 1	4	7
2 b	<p>binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each digit is represented by a fixed number of bits, usually four.</p> <p>$1000 + 0101 = 1101$ since this is > 1001 add 0110</p> <p>$1101 + 0110 = 10011 = 13_{10}$</p>	1 2	3	

3		2 + 2.5 + 2.5	7	7																																																		
4	<p>$F = xy' + yz$</p>	2+ 2+ 3	7	7																																																		
K map = 2marks, Grouping 2 mark, logic diagram 3 marks																																																						
5	<table border="1"> <thead> <tr> <th colspan="3">Inputs</th> <th colspan="2">Outputs</th> </tr> <tr> <th>A</th> <th>B</th> <th>C_{in}</th> <th>S</th> <th>C_{out}</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Inputs			Outputs		A	B	C _{in}	S	C _{out}	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1	4 + 3	7	7
Inputs			Outputs																																																			
A	B	C _{in}	S	C _{out}																																																		
0	0	0	0	0																																																		
0	0	1	1	0																																																		
0	1	0	1	0																																																		
0	1	1	0	1																																																		
1	0	0	1	0																																																		
1	0	1	0	1																																																		
1	1	0	0	1																																																		
1	1	1	1	1																																																		
Truth table 4 marks , diagram 3 marks																																																						
6	<p>When input $K = 0$, the circuit add two 4 bit values. The bits B_3, B_2, B_1 and B_0 are transferred to the second input of Full adders with out changing. So the circuit acts as an adder.</p> <p>When $K = 1$, the XOR gates complements the B inputs and C_{in} also becomes 1 , So the 2's complement of B_3, B_2, B_1, B_0 is added by the full adder. So it works as a subtractor</p>	4 + 3	7	7																																																		
7		6 + 1	7	7																																																		



A	B	A < B	A = B	A > B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

From the truth table $A < B = A'B$, $A > B = AB'$ and A equal to B is A XOR B. The circuit produces three outputs according to the input condition.

Figure + truth table 6 marks

Explanation 1 marks


Decoder:

The combinational circuit that change the binary information into 2^N output lines is known as Decoders. The binary information is passed in the form of N input lines. The output lines define the 2^N -bit code for the binary information.

Encoder

An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines, hence it encodes the information from 2^n inputs into an n-bit code.

8






Example 1 marks

Binary to decimal decoder,
decimal to binary encoders

3+
3+
1

7

7

9	 <table border="1" data-bbox="778 224 1013 459"> <thead> <tr> <th>C</th> <th>J</th> <th>K</th> <th>Q</th> <th>Q̄</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>latch</td> <td>latch</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>toggle</td> <td>toggle</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>latch</td> <td>latch</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>latch</td> <td>latch</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>latch</td> <td>latch</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>latch</td> <td>latch</td> </tr> </tbody> </table> <p>Latch means no change in the output. Circuit and truth table – 5 marks explanation 2 marks</p>	C	J	K	Q	Q̄	0	0	0	latch	latch	0	0	1	0	1	0	1	0	1	0	0	1	1	toggle	toggle	1	0	0	latch	latch	1	0	1	latch	latch	1	1	0	latch	latch	1	1	1	latch	latch	5+2	7	7
C	J	K	Q	Q̄																																													
0	0	0	latch	latch																																													
0	0	1	0	1																																													
0	1	0	1	0																																													
0	1	1	toggle	toggle																																													
1	0	0	latch	latch																																													
1	0	1	latch	latch																																													
1	1	0	latch	latch																																													
1	1	1	latch	latch																																													
10	 <p>Taken from the website : www.doc.ic.ac.uk</p> <p>Figure 4 marks explanation 3 marks A ring counter is a typical application of the Shift register. The ring counter is almost the same as the shift counter. The only change is that the output of the last flip-flop is connected to the input of the first flip-flop in the case of the ring counter but in the case of the shift register it is taken as output. Except for this, all the other things are the same. No. of states in Ring counter = No. of flip-flop used</p>	4+3	7	7																																													
11	<p>A four-bit "up" counter</p>  <p>All J and K inputs are connected to VDD so for each clock input, the flip flop toggles. Input clock is given to first flop. The output of this is the LSB. The output of previous one act as the clock of the next flipflop. So second flipflop toggles on every 2nd clock, third flip flop toggles on every 4th clock and fourth one flips on every 8th clock. So this will produce count sequence from 0000 to 1111 and repeats. (Figure 4 marks explanation 3 marks)</p>	4+3	7	7																																													




figure 4 marks explanation 3 marks

12

The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register. Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register.

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.

4+3

7

7

DIGITAL COMPUTER FUNDAMENTALS

TED (21) -3134 - SET A

Mark Distribution

Module	Hours/ Module (hi)	Marks/ Module (h/ Hi) * 123 (±5%)	Type of Questions							
			Part A		Part B		Part C		Total	
			No. of questions	Marks	No. of questions	Marks	No. of questions	Marks	No. of questions	Marks
1	8	23(22-24)	2	2	2	6	4	28	7	
2	11	32(30 -34)	3	3	3	9	2	14	9	
3	12	34(32-36)	2	2	3	9	2	14	7	
4	12	34(32-36)	2	2	2	6	4	28	8	
Total	43	123	9	9	10	30	12	84	31	123

Cognitive Level Distribution

Cognitive Level	Marks	% of Marks
Remembering	8	7
Understanding	45	36
Applying	70	57
Total	123	100