

AdcToplevel

Marc Defossez Sr. Staff Applications Engineer

Created: June 22, 2009 Modified: December 3, 2009

DISCLAIMER:

© Copyright 2009 - 2009, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS

Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.


Contact: e-mail hotline@xilinx.com phone + 1 800 255 7778





Adc Toplevel

DATA = (C AdcChlns*C AdcWireInt)-1 downto 0



C AdcIdlyCtrlLoc

C AdcChlns

C AdcWireInt

C AdcBits

= Position of the used IDELAYCTRL.

= Number of ADC channels in a package

= wire interface (1-wire or 2-wire)

= Number of bits (resolution) of the ADC

The width of these busses is calculated depending:

Number of channels, and used wire-mode.

Example:

2-wire = 2w 2 channels/port = 2c


Then:

AdcMemDataOut = (((32/2w)*2c)-1:0

AdcmemFlags = (((4*2c)-1:0)




Adc Toplevel Symbol





Block Level Detail

Find the schematics of these blocks in the respective sub-project directories (/Documents directory)





Generated Busses

It is possible to define the interface by means of generics.

That way it is possible to set:

C_AdcUseIdlyCtrl = Use an IDELAYCTRL component or not.

C_AdcIdlyCtrlLoc = Where the use IDELAYCTRL must be placed.

C_AdcChlns = Number of ADC channels in a package. Normally this is the number of AD converters in a package.


C_AdcWireInt = Wire interface (1-wire or 2-wire).


C_AdcBits = Number of bits (resolution) of the ADC.

Let us make the naming somewhat shorter:

C_AdcChins = c C_AdcWireInt = w C_AdcBits = b

This is "c" times generated. The number of loops to take is calculated and represented as a value "cw".





One AdcData block has two input channels. In 1-wire mode the AdcData block represents two AD channels. The MSB 16-bit of the output bus represent channel 1 and the LSB word represent channel 0.

In 2-wire mode the AdcData block represents a single AD channel. The 32-bit output represents in both MSB and LSB words the output of the data interface.

It is thus now the goal to automatically connect all busses in the correct order and with the correct sizes together.

View/read next pages



Generated Busses (loops)

The "Adclo" hierarchical block presents a bus of width "n".

Where "n" is the number of n/p outputs of the needed input buffers instantiated in the "Adclo" HDL block.

Regardless the chosen wire interface (1-wire or 2-wire) this bus will have a size "n" corresponding with the amount of _n and _p inputs. Examples:

Assume a 4 channel ADC used in 1-wire mode.

It will need 4 LVDS inputs into the FPGA.

The "Adclo" block presents thus a bus of size: (3:0)

In 1-wire mode; Bit-0 is AD channel 1 and bit-3 is AD channel 4.

Assume a 4 channel ADC used in 2-wire mode.

The data of each ADC channel is now spread over two LVDS lanes.


The "Adclo" block presents thus a bus of size: (7:0)

In 2-wire mode; Bit-0 and bit 1 are AD channel 1

and bit-6 and bit-7 are AD channel 4.

It is thus obvious that in 2-wire mode the double of AdcData blocks are needed than for 1-wire mode.

How to represent this in a always usable and adaptable formula?



The number of times the AdcData must be generated depends upon the "c" and "w" values.

The loop is represented as: "cw = ((c/2)*w)-1 : 0"

Examples:

$$c = 4, w = 2$$

cw = 3:0 → A 4 times loop is necessary because each block, with two inputs) represents a channel.

$$c = 4, w = 1$$

cw = 1:0 → A 2 times loop is generated because each block represents 2 channels.




Generated Busses (inputs)

It is possible to generate "C_NmbrAdcPorts" on the AppsToplevel HDL hierarchy.


"C NmbrAdcPorts" is represented as p.

If there is chosen to have "p" numbers of ADC devices with "c" number of channels in a "w" wire mode then the "Adclo" interface will present a bus of "n" data width, where "n" depends from "p, c, and w".



Generated Busses (data outputs)

The output of the "AdcData" block is a 32-bit bus. In 1-wire mode the MSB word (16-bit) represents channel 1 and the LSB word represents channel 0. In 2-wire mode the MSB and LSB word are equal.



The output bus is thus also depending on the values for "c", and "w".

The output bus must be w*c wide and depending w the whole bus must be used or only MSB or LSB must be used.

The whole bus width is represented as:

(1)
$$(32*((c/2)*w))-1:0$$

Each section is represented for each "AdcData" block in the formula:

(2) Output data bus = ((32*((cw+1)-1) : ((32*((cw+1)-32/w)

Examples:
$$c = 4$$
, $w = 1$ $c = 4$, $w = 2$ $c = 4$, $w = 2$ $c = 4$, $w = 1$ $c = 4$, $c =$

The data outputs are the same as the memory inputs because there must be as many memory block generated as there are data blocks. The calculated busses for the "AdcData" ouputs can be used as inputs for the AdcMem blocks.




Generated Busses (memory inputs)

The output of the "AdcData" block is fed into the input of the "AdcMem" block.

The AdcMem block is formatted according the C AdcWireInt (w parameter).

When "w" is 1 a 32-bit wide memory is generated When "w" is 2 a 16-bit wide memory is generated.

This translates in something as the figure:





Example: c = 4. w = 2

c=4

c=3

c=2

c=1

cw=3

cw=2

cw=1

cw=0

127:112 - 111:96

95:80 - 79:64

63:48 - 47:32

31:16 - 15:0

Generated Busses (memory outputs)


The memory outputs are also the ouputs of the "AdcToplevel" block.


The calculated busses between the "AdcData" and "AdcMem" block do not have a nice order.

When everything is assembled the numbering doesn't refer as one bus.

The output of the "AdcToplevel" block must have a nice looking and easy to connect bus structure.

Therefore the output bus of each generated "AdcMem" block must be nicely aligned into the output of the "AdcToplevel"







What is Used

AdcData

Uses ISERDES components in a Master-Slave configuration for 14- and 16-bit ADC connections.

Each "AdcData" block is one data channel from the ADC.

The ISEDRES BITSLIP possibility is used in a sort of slave mode, the "AdcFrm" logic holds the master.

AdcFrame

This block uses a ISERDES in master-slave configuration.

The ADC frame signal is a slow clock signal that is phase aligned with the data. Therefore it can be used to train the receiver of the ADC data. BITSLIP is used until the correct frame data is discovered. At the same time the frame data is searched, the data channels are shifted along.

AdcClock

High speed incoming clock from the ADC.

This circuit uses an ISERDES to capture the clock as data and uses a IDELAY to shift the clock up or down for adjustment of the internal clock to the external clock.

Because the IDELAY is use the IDELAYCTRL block must also be used.

AdcMem

Distributed RAM (LUT-RAM) is used in a small FIFO setup.

This is done to bridge the gap between a possible phase shift of the CLKDIV clock from the BUFR (generated from the incoming high speed ADC clock) and the application clock.

