

MmcmClock

Marc Defossez Sr. Staff Applications Engineer

Created: Dec 21, 2011 Modified: April 5, 2012

DISCLAIMER:

© Copyright 2012, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS

Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.


Contact: e-mail hotline@xilinx.com phone + 1 800 255 7778



This page is intentionally left blank.



GenClockMod



- C_AppsMmcmLoc C_PrimRstOutDly C_UseRstOutDly C_RstOutDly
- C_EnaOutDly C_Width C_AlifeFactor
- C_AlifeOn



MMCM calculations

```
MMCM frequency calculations
Input frequency: 312.5 MHz
                                                                        CLKOUT0 is used for the reference clock of the IDELAYCTRL component.
Component: Kintex -2
                                                                        IDELAYCTRL is not needed for OSERDES but is is foreseen in case of ....
        Fin min
                           = 10 MHz
                                                                                 When the reference clock is set to 200 Mhz the tap delay is 78ps,
         Fin max
                           = 933 MHz
                                                                                 when the clock is set to 300 MHZ the tap delay is 52ps.
        Fvco min
                           = 600 MHz
                                                                                 The clock precision must be +- 10MHz.
        Fvco max
                           = 1440 MHz
        Fout min
                           = 4.69 Mhz
                                                                        CLKOUT 1 and CLKOUT2 are both dedicated to the OSERDES components.
        Fout max
                           = 933 MHz
                                                                        The rest of the clock outputs can be used for applications running in the FPGA fabric.
        Fpfd min
                           = 10 MHz
        Fpfd max
                           = 500 MHz
                             (Bandwidth set to High or Optimized).
         Dmin = rndup Fin/Fpfd max
                                                      => 1 <==
        Dmax = Rnddwn Fin/Fpfd min
                                                      => 31
        Mmin = (rndup Fvco min/Fin) * Dmin
                                                      => 2
        Mmax = rnddwn ((Dmax * Fvco max)/Fin)
                                                      => 142
        Mideal = (Dmin * Fvco max) / Fin
                                                      => 4.6 <==
                  Fvco must be maximized for best functioning of the VCO.
                 For easy calculation and use, the multiply factor will be taken as a integer value close
                 to the ideal multiplier setting the VCO frequency as high as possible.
                  M is taken as 4, then Fvco is 1250 MHz (5 as M is too high, 1562.5 MHz)
        Fyco = Fin * M/D
                               312.5 \times 4/1 => 1250
        Fout = Fin * M/D*O
                                    Fout Clk0 => D = 4.0322 ==> 310 MHz
                                                                                  (IDELAYCTRL)
                                    Fout Clk1 => D = 2
                                                               ==> 625 MHz
                                                                                 (CLK)
                                    Fout Clk2 \Rightarrow D = 8
                                                               ==> 156.25 MHz (CLKDIV)
                                    Fout Clk3 \Rightarrow D = 4
                                                               ==> 312.5 MHz
                                                                                 (AppsClock)
                                    Fout Clk4 \Rightarrow D = 8
                                                               ==> 625 MHz
                                                                                 (AppsClock)
                                    Fout Clk5 \Rightarrow D = 8
                                    Fout Clk6 \Rightarrow D = 8
                                                          I==> Not Used
```



