

## **AdcData**

**Marc Defossez Sr. Staff Applications Engineer** 

Created: February 7, 2008 Modified: July 25, 2012

## **DISCLAIMER:**

© Copyright 2012, Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

## Disclaimer:

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

## CRITICAL APPLICATIONS

Xilinx products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.


THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

Contact: e-mail hotline@xilinx.com phone + 1 800 255 7778




This page is intentionally left blank.









Bit – Byte ordering setup.

This hierarchical level is called from a

"AdcDataMultiChnl" level.

On that level bits and bytes are split and assembled.

The way it is done is explained here:

Assume 1-wire, 8 channel interface.

The ADC pinning and pin naming will be as:

DH\_p/n, DG\_p/n, DF\_p/n, DE\_p/n, DD\_p/n, DC\_p/n,

DB P/n, and DA P/n.

These 1-wire channels IO align to a 2-wire channel IO setup as:

DA0_p/n	DA_p/n
DA1_p/n	DB_p/n
DB0_p/n	DC_p/n
DB1_p/n	DD_p/n
DC0_p/n	DE_p/n
DC1_P/n	DF_p/n
DD0_p/n	DG_p/n
DD1_p/n	DH_p/n

Before the inputs enter this level they are grouped into a busses. Busses of depth depending the number of input channels. In case of 1-wire, 8 channels there will be 4 busses of 4 bits each:


```
-- 8 channel
```

1-wire	chnl_7 chnl_5 chnl_3 chnl_1
	chnl_8 chnl_6 chnl_4 chnl_2
IntDat0_p <=	DD0_p & DC0_p & DB0_p & DA0_p;
IntDat0_n <=	DD0_n & DC0_n & DB0_n & DA0_n;
IntDat1_p <=	DD1_p & DC1_p & DB1_p & DA1_p;
IntDat1_n <=	DD1_n & DC1_n & DB1_n & DA1_n;

More next page.



Page 5,



From previous page:

This implementation "AdcDataChnl" takes two ADC inputs per channel. It thus takes one channel in 2-wire mode or two channels in 1-wire mode.

In case of 2-wire mode this module is called for the amount of channels needed. In case of 1-wire mode this module is called for ½ the amount of channels needed.

Example: 1-wire, 8 channels

The module will be called 4 times.

The first time it's called as: n = 3

the input and output data are looking then as:

- input

 $DatD0_n/p \le IntDat0_n/p(3)$ 

 $DatD1_n/p \le IntDat1_n/p(3)$ 

- output

DatOut => IntDatOut (127: 96)

All the next times the module is called, the output will look as:

DatOut => IntDatOut (95: 64)

DatOut => IntDatOut (63: 32)


DatOut => IntDatOut (31: 0)

Each output data contains two 16-bit channels and in the total bus the channels are arranged as:


DH, DG, DF, DE, DD, DC, DB, DA.



Page 6,







For a 12-bit Data capturing circuit the blue signals are not available.



