

**1. Does the processor has an instruction cache?**

Yes, [code](#)

**2. What performance events related to the L1-cache are supported?**

i-cache miss and d-cache miss [code](#)