


Memory Management - Method of Managing

Memory resources - RAM, Registers, ROM, Cache, Hard Disk.

Efficient Utilization of Memory is our goal.

CPU executes the set of instructions (programs)



* CPU is directly connected with RAM, Registers & Cache but not with Secondary Memory because, Secondary Memory is very slow. CPU is faster.

* If we increase the size of RAM/Reg/Cache, the cost of systems ↑.


* All the programs (process) to be executed are present in Secondary Memory. CPU should execute all these. So, for this, the processes present in Secondary Memory should bring on to the RAM so that CPU can execute them, bcoz it is directly connected to RAM/-.

- The size of the Secondary Memory we can store as many process as we require.
- Why only RAM? Why not we use Reg/Cache to place processes brought from Secondary Memory, bcoz Reg/Cache's size are very small that in KB's. although they are very fast.
- Degree of Programming is amount of processes swapped from Secondary Memory to RAM.

Multiprogramming is multiple processes are swapped on to RAM at a time, so that the

CPU can processes (executes) the programs one by one. As the degree of programming is high, the utilization of CPU is also high.

Process to be executed on CPU or I/O devices if a program has a need of input/output devices like printer or scanner to be scanned, then the CPU frees it to use them. Then the CPU is idle.



This is case of 1 process in RAM everytime.

As we place more no. of processes in RAM, So that the System efficiency will increases.

Example: $\frac{\text{RAM}}{4\text{MB}} = \frac{\text{Proc}}{4\text{MB}} = \frac{4}{4} = 1$

1 process can be placed in RAM.

Let 'K' amount of times a process use I/O devices.

$$\text{CPU} = 1 - K$$

Let $K = 70\% = \text{I/O devices}$

$$\text{CPU} = 30\%$$

If I increase size of RAM to 8MB , then 2 processes are accommodated in RAM. So,

I/O devices utilization $\rightarrow K$ units for 1 process.

Then for 2 processes $\rightarrow \underline{K^2}$.

$$\text{CPU} = 1 - K^2$$

Let $K = 70\%$.

$$1 - (0.7)^2 \approx 76\%$$

As the size of RAM is increased, then the utilization of CPU also increases, & efficiency of System ↑.

RAM
16 MB


Proc
4 MB

4 process in RAM.

'K' — 70% → I/O devices


$$CPU - 1 - K^4 = 1 - (0.7)^4 \approx 93\%$$

- Operating System plays a key role in Memory Management. i.e. OS takes the responsibility that more no. of processes should be swapped from S memory to RAM. functionality of OS is allocation and deallocation of Security (interference of instructions) is look after by OS.



Dividing process in S memory into blocks is seen in Paging & Segmentation.

- Memory Management Techniques:
OS uses various techniques to manage Primary Memory (RAM).



Initially some amount of block is occupied by OS & remaining by process.

Memory Management Techniques

Contiguous

Fixed (Static)
partition

Variable
(Dynamic)
partition

Non-Contiguous

Paging

multilevel
Paging

Inverted
Paging

Segmented
paging


- Whenever we start our system, first of all, the Op. System is mounted in RAM.

Fixed Partitioning:

No. of partitions are fixed during the configuration of RAM only.

- Size of each partition may or may not be same.

- Contiguous allocation, so Spanning is not allowed.



↳ 1 whole process can be placed in 1 partition.

if a process is 12 mb.

8 mb in one partitn

24 mb in other partitn
is not possible


Problems of Using Contiguous allocation (Disadvantages)

1) Internal fragmentation

2) Limit in Process size

3) Limitation on Degree of Multiprogramming

4) External fragmentation



• Internal fragmentation is occurred while a process of size < the size of partition in RAM. Another process can't be accommodated in the remaining/leftover space in that particular partition of RAM.

• External fragmentation is occurred while we have space in RAM, but can't accommodate more process than no. of partitions having in RAM.

Ex:- in ①, we have 6 mb leftover. upcoming

process of size 5 mb, can't be accommodated, bcz of contiguous allocation.

Dynamic partitioning: (Variable)

Whenever the process coming into RAM, then only we are allocating the space in RAM during runtime according to size of processes.

OS
P ₁
P ₂
P ₃
P ₄
P ₅

Advantages of Dynamic Partitioning

- 1. No internal fragmentation
- 2. No. Limitations on no. of processes
- 3) No. Limitation of process size

Disadvantage:-

- 1). External fragmentation.
- 2) Allocation & Deallocation is Complex

Solution for External fragmentation is Compaction

OS
P ₁
hole
P ₃
hole
P ₅

OS
P ₁
P ₃
P ₅

Rem. Space

Allocation & Deallocation

Bit map & List are used to manage where is hole & where is Occupied

hole:- Process in that particular partition either completed /termination of execution or Blocked whatever, the it becomes hole their in RAM. Then by using Compaction method, it means ^{existing} Copying all Process to one location and all holes (remaining space) to one location.

But, it is not desirable bcoz copying from one address to other address takes much time.

mm. Strategies:-

First fit:- It is convenient to use, simple & fast.


Allocate the first hole that is big enough.

Next fit: updated version of first fit.

Same as first fit but, don't check for hole from starting everytime, it maintains a pointer, by this, search from last allocated hole.


Best fit: Allocate in such a way that the internal fragmentation is very low & slow.

Worst fit: Allocate in such a way, internal fragmentation is high.



Gate Question: Requests from processes are P_1 , P_2 , P_3 , P_4 respectively. B.F. Satisfy with the above req.

- Best fit but not first fit
- First fit but not best fit
- None.




Use Best Fit.

Reg.no.	J ₁	J ₂	J ₃	J ₄	J ₅	J ₆	J ₇	J ₈
Reg-size	2k	14k	3	6	6	10	7	20
Usage time	u	10	2	8	u	1	8	6

Calculate the time at which "J₇" will be completed.

- 17
- 19
- 20
- 37



Non-Contiguous Mem Allocation:

External fragmentation is removed by this.

- Paging: Before swapping the processes from S mem to RAM/main memory, each processes are divided into pages and RAM into frame.

Page size = Frame size

pframe-no.	0	1
0	0	3
1	2	5
2	6	7
3	8	P1 9
4	10	11
5	12	13
6	14	15

M/m

M/M size = 16B

frame size = 2B

No. of frames

$$P_1 = \frac{16}{2} = 8$$

Page-no.


0	0	1
1	2	3

$$\text{No. of pages} = \frac{4}{2} = 2 \text{ pages}$$

Process
P1; (4B)

Mapping RAM = 1GB


CPU doesn't need/know about Page Table or anything of this. It just generates the address of that particular required byte of that running process.



Mapping is done by MMU with help of P.Table.

CPU generates logical address of that logical address converted to physical address.

Logical address



Logical address depends on Page size (2B)

Page.no.

offset

Page Table of P1


0	fram
1	f4

Every process having their own Page Table.

Physical address :- physical address depends on

M/Memory size.

i.e. M/Mem size is 16 byte
so, 4 bits



frame.no.

ubits.

(frame size)
2B

from LA, get Pg.no. i.e. 1 & from P.Table by using Pg.no, get fr.no. i.e 4. Convert into binary & put in PA of fr.no. & know, from LA get Pg-offset & place it in fr.offset then the whole four bits represents some number i.e. 9 (1001). Then go to that 9 position in M/m & get data to CPU.

Logical & Physical address

Memory is byte addressable

Pages

$$= 2^{P_{pg}}$$

Ex:-

Logical address Space = $4 \text{ GB} = 2^{32}$ bits

$$PAS = 64 \text{ MB} = 2^6 \times 2^{20} = 2^{26}$$

$$\text{Page Size} = 4 \text{ KB} = 2^2 \times 2^{10} = 2^{12}$$

$$\text{No. of Pages} = 2^{20}$$

$$\text{No. of frames} = 2^{14}$$

$$\text{No. of entries in P.Table} = 2^{20}$$

$$\text{Size of P.Table} = 2^{20} \times 14$$

No. of entries in PT = No. of fr. no. $P_A = 26$ bits used to represent Pages in a process. we require 14 bits to represent frame no's.



$$2^{10} = 1 \text{ K}$$

$$2^{20} = 1 \text{ M}$$

$$2^{30} = 1 \text{ G}$$

$$2^{40} = 1 \text{ T}$$

$$LA = 2^2 \times 2^{30} = 2^{32}$$



Example:- related to Paging


Consider a system which has $LA = 7$ bits, $PA = 6$ bits.

Page size = 8 words, then calculate no. of pages & no. of frames.

1 word = 1 byte

$$\text{No. of pages} = 2^4 = 16$$

$\leftarrow 7 \rightarrow$



Page Table Entry:

Frame No.	Valid(1)/invalid(0)	Protection (R/W/X)	Reference (0/1)	Caching	Dirty (modified)
Mandatory	Optional fields				

RWX - Read, write, execute.

permissions on data of Page.

$$P_1 - W \times 100 \\ 200$$

Caching - mostly/repeatedly used thing is kept cache for CPU. ease


Page Table will be in main memory.

2-level Paging - Inverted Paging.

We know that M/M is divided into frames of equal size. Page Table of Every process is mounted in Main Memory. If I have more no. of processes, then most of frames of M/M are occupied by Page Table. So, in order to avoid the wastage of space,

Inverted paging is introduced.

In This, instead of creating Page Tables for every process, create only one Page Table i.e Global PT. OS maintains GP Table.



Problem with Inverted Searching is searching time is more (Linear Search).


Q:- Consider a Virtual Address Space (LAS) of 32 bits and page size of 4KB. System is having a RAM of 128KB. Then what will ratio of page table and Inverted Page Table size if each entry in both is of size 4B?


- a) $2^{15} : 1$ b) $2^{20} : 1$ c) $2^{10} : 1$ d) $2^{12} : 1$

$$LAS = 32 \text{ bits}$$

$$\text{Pg size } 2 \text{ KB} = 2^2 \times 2^{10} = 2^{12} \text{ B}$$

$$\text{RAM (PAS)} = 128 \text{ KB} = 2^7 \times 2^{10} = 2^{17} \text{ B}$$





- As the Degree of Multiprogramming is very high, utilization of CPU is also high. It means, more no. of processes are kept in Ready State for running. This is until a certain limit of multiprogramming. becoz RAM is limited. we can't place all the processes on RAM.

32 bits
a
age

Thrashing is due to less Page hit or more Page fault, then it takes much time to fetch data from Secondary Memory.

Page fault is page not found in Page Table.

System's time is wasted in solving Page fault that, bringing pages from Harddisk to RAM/main.

Then CPU performances falls down.


Thrashing is removed by

1) Increase size of Main Memory.

2) Long term Scheduler = bringing more no. of Process into Ready State to RAM
Controlling DOM


Segmentation vs Paging

Ex:- lets have $\text{Add}(\text{C})$ By Paging this func^t is divided into Pages




If there occurs any page fault, we don't get proper o/p, or not executes properly.

Now, Segmentation comes into picture.



diff. segments have various size.

CPU doesn't know all about Paging & Segmentation, it just generates logical address, then we convert LA to PA and fetch it.



Overlay: By using this method, we accommodate process of P.size > M/M size in mm.

This method is used in Embedded Systems.

The process is partitioned and brought into the RAM, & after completion of execution, just

func's
Pages

we
res further

ng
es

A to

remove it from M/M and place the next partition.
thus, one by one is executed.
partitions should be independent.

Assembler \rightarrow Convert Source Code to Object Code

Ex:- Consider a two pass assembler

Pass 1: 80 KB. Pass 2: 90 KB.

Symbol table: 30 KB. Common routine: 20 KB

At a time only one pass is in use.

not is min partition size required if overlay
driver is 10 KB size.

Sol:
Pass 1: 80
30
20
10

140 KB

P₂: - 90
30
20
10

150 KB.


M/M size should be
equal's to the size of
pass having higher KB/space

Virtual Memory: P.size > RAM

LAS - Size of Hard disk

Process size > RAM

All the Systems or PC's we are using are works
based on Virtual Memory.



trap → interrupt

When interrupt occurs, then system shifts from User Control (mode) to OS (Kernel mode) and then to User Control.

Effective Memory Access Time :-

P - probability of occurring Page fault.

(1-P) = " " " page hit.


$$\text{EMAT} = P \left(\frac{\text{P.FST}}{\text{milli seconds}} + \frac{(1-P)}{\text{Memory Access time}} \right) + \frac{m}{\text{nano seconds}} + m \cdot n \text{ (ma)}$$

Page fault ↑, thrashing ↑.


Translation Lookaside Buffer (TLB).

We use faster memory i.e. Cache it is also known as Buffer.

TLB purpose is to reduce the time consumption when there are more no. of processes or Page Table entries which are divided into blocks.



Time required to access RAM or m/m is x
 Time required to access Page Table is also x units becoz, PTable also present in RAM.



∴ it takes $2x$ units of time

$$EMAT = \text{hit} (TLB + x) + \text{miss} (TLB + x + x)$$

↑ ↓

TLB is fast as compared to RAM.

Question:- A Paging Scheme using TLB. TLB Access time 10 ns & main memory access time takes 50 ns. What is effective memory access time (in ns) if TLB hit ratio is 90% and there is no page fault.

Sol:-

$$\begin{aligned}
 EMAT &= \text{hit} (TLB + mm) + \text{miss} (mm + TLB + PT(mm)) \\
 &= 90\% (10\text{ns} + 50\text{ns}) + 10\% (50\text{ns} + 50\text{ns} + 10\text{ns}) \\
 &= 90\% (60\text{ns}) + 10\% (110\text{ns}) \\
 &= 0.9(60\text{ns}) + 0.1(110\text{ns}) \\
 &= 54 + 11 = \underline{\underline{65\text{ns}}}
 \end{aligned}$$