

**University of Miami**  
**EEN 414 Computer Organization and Design**  
**EXPERIMENT #5. Algorithmic State Machine**

**Submitted by:** Brandon Rubio, Isabela Bandrich, Rainier Young, Nikeem Dunkelly-Allen

**On:** 10/28/22

**to :** Dr. Onur Tigli

**Objective**

In this experiment, we are required to apply the design and optimization techniques of Algorithmic State Machines into Verilog HDL. This experiment will consist of the design and optimization of a simple finite state machine. We will be working with one and two-state variable machines with different coding styles. All coding, verification, simulations, synthesis, and timing analysis will be carried out using the Xilinx ISE tools. All verified designs will be implemented on the NEXYS-FPGA board to demonstrate the correct operations.

**Verilog HDL and Testbench Code**

**MAIN CODE:**

**Moore FSM (One State Variable):**

**(Sequential)**

```

33         if (data_in_A == data_in_B) state <= S1;
34         else state <= S0;
35     end
36 S1: begin
37     if (data_in_A == data_in_B) state <= S2;
38     else state <= S0;
39 end
40 S2: begin
41     if (data_in_A == data_in_B) state <= S3;
42     else state <= S0;
43 end
44 S3: begin
45     if (data_in_A == data_in_B) state <= S4;
46     else state <= S0;
47 end
48 S4: begin
49     if (data_in_A == data_in_B) state <= S4;
50     else state <= S0;
51 end
52 endcase
53 end
54 end
55

```

```

60     S1: count_out=0;
61     S2: count_out=0;
62     S3: count_out=0;
63     S4: count_out=1;
64 endcase
65 end
66
67 endmodule

```

**(Gray Code)**

```

33         --S0--
34         if(data_in_A==data_in_B) state<=S1;
35         else state<=S0;
36     end
37     S1: begin
38         if(data_in_A==data_in_B) state<=S2;
39         else state<=S0;
40     end
41     S2: begin
42         if(data_in_A==data_in_B) state<=S3;
43         else state<=S0;
44     end
45     S3: begin
46         if(data_in_A==data_in_B) state<=S4;
47         else state<=S0;
48     end
49     S4: begin
50         if(data_in_A==data_in_B) state<=S4;
51         else state<=S0;
52     end
53     endcase
54 end
55 end

```

```

60     S1: count_out=0;
61     S2: count_out=0;
62     S3: count_out=0;
63     S4: count_out=1;
64     endcase
65 end
66
67 endmodule

```

**(One Hot)**

```

34         if(data_in_A==data_in_B) state<=S1;
35         else state<=S0;
36     end
37     S1: begin
38         if(data_in_A==data_in_B) state<=S2;
39         else state<=S0;
40     end
41     S2: begin
42         if(data_in_A==data_in_B) state<=S3;
43         else state<=S0;
44     end
45     S3: begin
46         if(data_in_A==data_in_B) state<=S4;
47         else state<=S0;
48     end
49     S4: begin
50         if(data_in_A==data_in_B) state<=S4;
51         else state<=S0;
52     end
53 endcase
54 end
55 end

```

```

60         S1: count_out=0;
61         S2: count_out=0;
62         S3: count_out=0;
63         S4: count_out=1;
64     endcase
65 end
66
67 endmodule

```

## Mealy FSM (Two State Variables):

### (Sequential)

```

24     output reg count_out
25 );
26     parameter S0=3'b000, S1=3'b001, S2=3'b010, S3=3'b011, S4=3'b100;
27     reg [2:0] present_state, next_state;
28
29     always @(posedge clk or posedge reset) begin
30         if(reset) present_state<=S0;
31         else present_state<=next_state;
32     end

```

```

45     end
46     S1: begin
47         if (data_in_A==data_in_B) begin
48             next_state<=S2;
49             count_out<=0;
50         end
51         else begin
52             next_state<=S0;
53             count_out<=0;
54         end
55     end
56     S2: begin
57         if (data_in_A==data_in_B) begin
58             next_state<=S3;
59             count_out<=0;
60         end
61         else begin
62             next_state<=S0;
63             count_out<=0;
64         end
65     end
66
67     S3: begin
68         if (data_in_A==data_in_B) begin
69             next_state<=S4;
70             count_out<=1;
71         end
72         else begin
73             next_state<=S0;
74             count_out<=0;
75         end
76     end
77     S4: begin
78         if (data_in_A==data_in_B) begin
79             next_state<=S4;
80             count_out<=1;
81         end
82         else begin
83             next_state<=S0;
84             count_out<=0;
85         end
86     end
87 endcase
88 end
89 endmodule

```

### (Gray Code)

```

24 output reg count_out
25 );
26 parameter S0=3'b000, S1=3'b100, S2=3'b110, S3=3'b111, S4=3'b101;
27 reg [2:0] present_state, next_state;
28
29 always @(posedge clk or posedge reset) begin
30     if(reset) present_state<=S0;
31     else present_state<=next_state;
32 end

```

```

45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

```

```

    S1: begin
        if(data_in_A==data_in_B) begin
            next_state<=S2;
            count_out<=0;
        end
        else begin
            next_state<=S0;
            count_out<=0;
        end
    end
S2: begin
    if(data_in_A==data_in_B) begin
        next_state<=S3;
        count_out<=0;
    end
    else begin
        next_state<=S0;
        count_out<=0;
    end
end
end

```

```

73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89

```

```

        end
    end
S4: begin
    if(data_in_A==data_in_B) begin
        next_state<=S4;
        count_out<=1;
    end
    else begin
        next_state<=S0;
        count_out<=0;
    end
end
endcase
end
endmodule

```

**(One Hot)**

```

25     );
26     parameter S0=5'b10000, S1=5'b01000, S2=5'b00100, S3=5'b00010, S4=5'b00001;
27     reg [4:0] present_state, next_state;
28
29     always @(posedge clk or posedge reset) begin
30         if(reset) present_state<=S0;
31         else present_state<=next_state;
32     end

```

```

44         end
45     end
46     S1: begin
47         if(data_in_A==data_in_B) begin
48             next_state<=S2;
49             count_out<=0;
50         end
51         else begin
52             next_state<=S0;
53             count_out<=0;
54         end
55     end
56     S2: begin
57         if(data_in_A==data_in_B) begin
58             next_state<=S3;
59             count_out<=0;
60         end
61         else begin
62             next_state<=S0;
63             count_out<=0;
64         end
65     end

```

```

73         count_out<=0;
74     end
75     end
76     S4: begin
77         if(data_in_A==data_in_B) begin
78             next_state<=S4;
79             count_out<=1;
80         end
81         else begin
82             next_state<=S0;
83             count_out<=0;
84         end
85     end
86 endcase
87 end
88
89 endmodule

```

## TESTBENCH:

(note: the testbenches for all codes are very similar except for module names)

### Moore FSM (One State Variable):

#### (Sequential)

```
34     wire count_out;
35
36     // Instantiate the Unit Under Test (UUT)
37     Sequential_Moore uut (
38         .data_in_A(data_in_A),
39         .data_in_B(data_in_B),
40         .clk(clk),
41         .reset(reset),
42         .count_out(count_out)
43     );
44     initial begin //clock
45         clk = 1;
46         forever #25 clk = ~clk;
47     end
48
49     initial begin //reset
50         reset = 1;
51         #10;
52         reset = 0;
53     end
```

```
64         #50;
65         data_in_A = 0; //4
66         data_in_B = 0;
67         #50;
68         data_in_A = 1; //5
69         data_in_B = 1;
70         #50;
71         data_in_A = 1; //6
72         data_in_B = 0;
73         #50;
74         data_in_A = 1; //7
75         data_in_B = 1;
76         #50;
77         data_in_A = 0; //8
78         data_in_B = 0;
79         #50;
80         data_in_A = 0; //9
81         data_in_B = 0;
82         #50;
```



```

88         #50;
89         data_in_A = 1; //12
90         data_in_B = 1;
91         #50;
92         data_in_A = 0; //13
93         data_in_B = 1;
94         #50;
95     end
96
97 endmodule

```

### (Gray Code)

```

34 wire count_out,
35
36 // Instantiate the Unit Under Test (UUT)
37 Gray_Moore uut (
38     .data_in_A(data_in_A),
39     .data_in_B(data_in_B),
40     .clk(clk),
41     .reset(reset),
42     .count_out(count_out)
43 );
44
45 initial begin //clock
46     clk = 1;
47     forever #25 clk = ~clk;
48 end
49
50 initial begin //reset
51     reset = 1;
52     #10;
53     reset = 0;
54 end

```

```
65     data_in_A = 0; //4
66     data_in_B = 0;
67     #50;
68     data_in_A = 1; //5
69     data_in_B = 1;
70     #50;
71     data_in_A = 1; //6
72     data_in_B = 0;
73     #50;
74     data_in_A = 1; //7
75     data_in_B = 1;
76     #50;
77     data_in_A = 0; //8
78     data_in_B = 0;
79     #50;
80     data_in_A = 0; //9
81     data_in_B = 0;
82     #50;
```

```
88     data_in_B = 1;
89     #50;
90     data_in_A = 1; //12
91     data_in_B = 1;
92     #50;
93     data_in_A = 0; //13
94     data_in_B = 1;
95     #50;
96     end
97
98 endmodule
```

**(One Hot)**

```

36 // Instantiate the Unit Under Test (UUT)
37 One_Hot_Moore uut (
38     .data_in_A(data_in_A),
39     .data_in_B(data_in_B),
40     .clk(clk),
41     .reset(reset),
42     .count_out(count_out)
43 );
44
45 initial begin //clock
46     clk = 1;
47     forever #25 clk = ~clk;
48 end
49
50 initial begin //reset
51     reset = 1;
52     #10;
53     reset = 0;
54 end

```

```

64     #50;
65     data_in_A = 0; //4
66     data_in_B = 0;
67     #50;
68     data_in_A = 1; //5
69     data_in_B = 1;
70     #50;
71     data_in_A = 1; //6
72     data_in_B = 0;
73     #50;
74     data_in_A = 1; //7
75     data_in_B = 1;
76     #50;
77     data_in_A = 0; //8
78     data_in_B = 0;
79     #50;
80     data_in_A = 0; //9
81     data_in_B = 0;
82     #50;

```

```

88     data_in_B = 1;
89     #50;
90     data_in_A = 1; //12
91     data_in_B = 1;
92     #50;
93     data_in_A = 0; //13
94     data_in_B = 1;
95     #50;
96 end
97
98 endmodule

```

**Mealy FSM (Two State Variables):**

## (Sequential)

```
35
36 // Instantiate the Unit Under Test (UUT)
37 Sequential_Mealy uut (
38     .data_in_A(data_in_A),
39     .data_in_B(data_in_B),
40     .clk(clk),
41     .reset(reset),
42     .count_out(count_out)
43 );
44
45 initial begin //clock
46     clk = 1;
47     forever #25 clk = ~clk;
48 end
49
50 initial begin //reset
51     reset = 1;
52     #10;
53     reset = 0;
54 end
```

```
64     #50;
65     data_in_A = 0; //4
66     data_in_B = 0;
67     #50;
68     data_in_A = 1; //5
69     data_in_B = 1;
70     #50;
71     data_in_A = 1; //6
72     data_in_B = 0;
73     #50;
74     data_in_A = 1; //7
75     data_in_B = 1;
76     #50;
77     data_in_A = 0; //8
78     data_in_B = 0;
79     #50;
80     data_in_A = 0; //9
81     data_in_B = 0;
82     #50;
```

```
88     data_in_B = 1;
89     #50;
90     data_in_A = 1; //12
91     data_in_B = 1;
92     #50;
93     data_in_A = 0; //13
94     data_in_B = 1;
95     #50;
96 end
97
98 endmodule
```

### (Gray Code)

```
34     count_out,
35
36     // Instantiate the Unit Under Test (UUT)
37     Gray_Mealy uut (
38         .data_in_A(data_in_A),
39         .data_in_B(data_in_B),
40         .clk(clk),
41         .reset(reset),
42         .count_out(count_out)
43     );
44
45     initial begin //clock
46         clk = 1;
47         forever #25 clk = ~clk;
48     end
49
50     initial begin //reset
51         reset = 1;
52         #10;
53         reset = 0;
54     end
```

```
64         #50;
65         data_in_A = 0; //4
66         data_in_B = 0;
67         #50;
68         data_in_A = 1; //5
69         data_in_B = 1;
70         #50;
71         data_in_A = 1; //6
72         data_in_B = 0;
73         #50;
74         data_in_A = 1; //7
75         data_in_B = 1;
76         #50;
77         data_in_A = 0; //8
78         data_in_B = 0;
79         #50;
80         data_in_A = 0; //9
81         data_in_B = 0;
82         #50;
```

```

89         //12,
90         data_in_A = 1; //12
91         data_in_B = 1;
92         #50;
93         data_in_A = 0; //13
94         data_in_B = 1;
95         #50;
96     end
97
98 endmodule

```

### (One Hot)

```

34 //-----
35
36 // Instantiate the Unit Under Test (UUT)
37 One_Hot_Mealy uut (
38     .data_in_A(data_in_A),
39     .data_in_B(data_in_B),
40     .clk(clk),
41     .reset(reset),
42     .count_out(count_out)
43 );
44
45 initial begin //clock
46     clk = 1;
47     forever #25 clk = ~clk;
48 end
49
50 initial begin //reset
51     reset = 1;
52     #10;
53     reset = 0;
54 end

```

```

65     data_in_A = 0; //4
66     data_in_B = 0;
67     #50;
68     data_in_A = 1; //5
69     data_in_B = 1;
70     #50;
71     data_in_A = 1; //6
72     data_in_B = 0;
73     #50;
74     data_in_A = 1; //7
75     data_in_B = 1;
76     #50;
77     data_in_A = 0; //8
78     data_in_B = 0;
79     #50;
80     data_in_A = 0; //9
81     data_in_B = 0;
82     #50;

```

```


88     data_in_B = 1;
89     #50;
90     data_in_A = 1; //12
91     data_in_B = 1;
92     #50;
93     data_in_A = 0; //13
94     data_in_B = 1;
95     #50;
96     end
97
98 endmodule

```

## Simulation Results


**MOORE:**

**Sequential:**




**Gray Code:**






**One Hot:**




**MEALY:**


**Sequential:**



**Gray Code:**



**One Hot:**



**Comparison Tables**

**MOORE:**



**Sequential:**

Best Path Delay	Worst Path Delay	Area	Power
1.119 ns	1.119 ns	35	0.082 W

**Gray Code:**

Best Path Delay	Worst Path Delay	Area	Power
1.086 ns	1.086 ns	35	0.082 W

**One Hot:**

Best Path Delay	Worst Path Delay	Area	Power
1.247 ns	1.247 ns	66	0.082 W

**MEALY:****Sequential:**

Best Path Delay	Worst Path Delay	Area	Power
2.896 ns	2.896 ns	53	0.082 W

**Gray Code:**



Best Path Delay	Worst Path Delay	Area	Power
2.896 ns	2.896 ns	57	0.082 W

**One Hot:**


Best Path Delay	Worst Path Delay	Area	Power
2.892 ns	2.892 ns	82	0.082 W

**RTL Schematic and Technology Schematic****MOORE:****Sequential:**

### (RTL Schematic)




### (Technology Schematic)





### Gray Code:


### (RTL Schematic)

[illegible]

**(RTL Schematic)**




(Technology Schematic)




MEALY:


Sequential:

(RTL Schematic)







(Technology Schematic)




Gray Code:

(RTL Schematic)






(Technology Schematic)



One Hot:

(RTL Schematic)











[4]: Brown, S., Vranesic, Z., “Fundamentals of Digital Logic with VHDL Design,” McGraw Hill, 2000.


## ECE414 Computer Organization and Design Lab Responsibility and Demonstration Sheet

Lab #	S
Lab Description	Algorithmic State Machine

### Lab Responsibility Assignment

Student Name	Responsibility	Signature
N. Keem Dunkley-Allen	One-hot memory + outbench	
Brandon Rubio	Gray - Moore testbench	
Rainier Young	Synthesis Pin-Mapping	
Isabela Bandrich	State Machine Code Report	

### Lab Demonstration

Teaching Assistant Signature	Date
	7-11-22
Comments: Demonstration shown on time. ASM working.	