University of Miami

EEN 414 Computer Organization and Design

EXPERIMENT #3. Stopwatch

Submitted by: Brandon Rubio, Isabela Bandrich, Rainier Young, Nikeem Dunkelly-Allen

On: 10/10/22

to: Dr. Onur Tigli

Objective

For this lab, we must design and verify the correct operation of a digital stopwatch using mixed modeling techniques in Verilog. Coding, verification, simulation, synthesis and timing analysis will be carried out using Xilinx ISE tools. Verified designs will be implemented on Digilent's NEXSYS4 FPGA board to show that the operation is working correctly. The Stopwatch should showcase minutes, seconds, and 1/10 seconds for a maximum of ten minutes. It should have a reset button as well as a start/pause button.

Verilog HDL and Testbench Code

MAIN CODE:

Counter:

```
21 module Counter(
       input clk,
22
        input reset,
23
        input [3:0] num,
24
        output [3:0] counter
25
        );
26
        reg [3:0] c;
27
28
        always @(posedge clk or posedge reset)
29
        begin
30
         if(reset)
31
            c <= 4'b0000;
32
          else if(c==num)
33
            c <= 4'b00000;
34
35
            c <= c + 4'b0001;
36
       end
37
38
       assign counter = c;
39
40
41 endmodule
```

Time Counter:

```
21 module Time_Counter(
22
        input clk,
        input reset,
23
        input pause,
24
        output [3:0] num_1,
25
        output [3:0] num_2,
26
        output [3:0] num_3,
27
        output [3:0] num_4
28
29
        wire [3:0] out;
30
        wire [2:0] minute = 2'b10;
31
        wire [3:0] second = 3'b100;
32
        wire [17:0] ten_second = 18'd250000;
33
        wire [3:0] double_sec = 4'b0101;
34
        wire [3:0] single_sec = 4'b1001;
35
36
        Time_Location #(18) b4(clk, reset, pause, ten_second, single_sec, out[0], num_4);
37
        Time_Location #(4) b3(out[0], reset, pause, second, single_sec, out[1], num_3);
38
39
        Time_Location #(4) b2(out[1], reset, pause, second, double_sec, out[2], num_2);
        Time_Location #(3) bl(out[2], reset, pause, minute, single_sec, out[3], num_l);
40
41
42 endmodule
```

Clock:

```
module Clock (
21
22
         input clk,
         input reset,
23
         input pause,
24
25
         input [nBit-1:0] limit,
         output reg out
26
27
28
         parameter nBit = 18;
         reg [nBit-1:0] counter;
29
30
31
         always @(posedge clk or posedge reset or posedge pause)
         begin
32
33
           it(reset)
           begin
34
             counter <= 1'b0;
35
             out <= 1'b1;
36
37
           else
38
39
            it(pause)
40
41
                counter <= counter;
              else
42
              begin
43
                 if(counter==limit)
44
45
                   counter <= 1'b0;
46
47
                   out <= ~out;
48
49
                 else
                 begin
50
                   counter <= counter + 1'b1;
51
                   out <= out;
52
53
              end
54
55
           end
56
57
58 endmodule
```

Time Location:

```
module Time_Location(
        input clk,
22
23
        input reset,
24
        input pause,
        input [nBit-1:0] limit,
25
        input [3:0] stop,
26
        output next,
27
28
        output [3:0] num
29
        );
        parameter nBit = 18;
30
        wire count;
31
32
33
        Clock #(nBit) place(clk, reset, pause, limit, count);
        Counter increment (count, reset, stop, num);
34
        assign next = count;
35
36
37 endmodule
```

Seven Segment Decoder:

```
21 module Sev_Seg_Decoder(
        input [3:0] num_in,
22
       output [7:1] sev_seg_leds
23
24
       );
25
      reg [7:1] tmp;
26
      always @(*)
      begin
27
28
          case(num_in)
             4'h0: tmp = 7'b1000000;
29
             4'h1: tmp = 7'b1111001;
30
             4'h2: tmp = 7'b0100100;
31
            4'h3: tmp = 7'b0110000;
32
             4'h4: tmp = 7'b0011001;
33
            4'h5: tmp = 7'b0010010;
34
            4'h6: tmp = 7'b0000010;
35
            4'h7: tmp = 7'b1111000;
36
            4'h8: tmp = 7'b00000000;
37
            4'h9: tmp = 7'b0010000;
38
             default: tmp = 7'b0111111;
39
         endcase
40
41
       end
42
43
       assign sev_seg_leds[7:1] = tmp;
44
45 endmodule
```

Seven Segment Display with Clock:

```
module sev_seg_with_clk(
           input [3:0] num_1,
22
           input [3:0] num_2,
23
           input [3:0] num_3,
24
           input [3:0] num_4,
25
           input clk,
26
           input reset,
27
           output [7:1] sev_seq_leds,
28
           output[3:0] led_disable,
29
           output reg [3:0] led_enable
30
31
           );
           reg [2:0] sel;
32
           reg [3:0] bus;
33
           assign led_disable = 4'b1111;
34
36
         always @ (posedge clk or posedge reset)
         begin
37
           if (reset)
38
           begin
39
             sel = 3'b000;
40
             led_enable = 4'b1111;
41
42
           else
43
           begin
44
              sel[2] = sel[1] & sel[0];
45
              sel[1] = sel[1] ^ sel[0];
46
             sel[0] = ~sel[0];
47
              if (sel == 3'b001)
48
49
             begin
                led_enable = 4'b0111;
50
                bus = num_1;
51
              end
52
              else if (sel == 3'b010)
53
              begin
54
                led_enable = 4'b1011;
55
                bus - num 2;
56
              end
57
              else if (sel == 3'b011)
58
              begin
59
                led_enable = 4'b1101;
60
                bus = num_3;
61
62
              end
              else if (sel == 3'b100)
63
              begin
64
                led_enable = 4'b1110;
65
                bus = num_4;
66
              end
67
           end
68
        end
69
70
        Sev_Seg_Decoder dec1(bus, sev_seg_leds);
71
72
     endmodule
73
```

Clock Stop:

```
module Stop_Clock(
21
22
      input clk,
      input reset,
23
      input pause,
24
      output reg out
25
26
      );
      parameter nBit = 18;
27
      reg [nBit-1:0] counter;
28
29
      always @(posedge clk or posedge reset)
30
      begin
31
       if(reset)
begin
32
33
         counter <= 1'b0;
out <= 1'b1;</pre>
34
35
        end
36
         else
37
38
        begin
          if(pause)
39
           begin
40
           end
41
           else
42
              counter <= counter;
43
        end
44
       end
45
46
47 endmodule
```

Seven Segment Display with Clock - Top Module:

```
module sev_seg_with_clk_top(
21
        input clk_main,
22
23
         input reset,
         input pause,
24
         output [7:1] sev_seg_leds,
25
         output [3:0] led_disable,
26
         output reg [3:0] led_enable
27
         );
28
         wire [3:0] num_1;
29
         wire [3:0] num_2;
30
         wire [3:0] num_3;
31
32
         wire [3:0] num_4;
         wire clk_slw;
33
         wire clk_stop;
34
35
         wire [3:0] display;
         reg [14:0] clk_div;
36
37
         Time_Counter counter(clk_slw, reset, pause, num_1, num_2, num_3, num_4);
38
         Stop_Clock hold(clk_slw, reset, pause, clk_stop);
39
40
         always @(*)
41
         begin
42
           if (pause==1)
43
              led_enable = clk_stop?4'b1111:display;
44
           else
45
46
              led_enable = display;
47
49
         sev_seg_with_clk dd(num_1, num_2, num_3, num_4, clk_div[14], reset, sev_seg_leds, led_disable, display);
         ip_clk_div clk_5M(clk_main, clk_slw);
50
51
         always @(posedge clk_slw)
52
         begin
53
54
          if(reset)
              clk_div <= 15'd0;
55
56
              clk_div <= clk_div + 15'd1;
58
59
60 endmodule
```

TESTBENCH:

```
module tb_StopMatch;
25
26
         // Inputs
27
          reg clk;
28
          reg reset;
29
          reg pause;
30
31
         // Outputs
32
         wire [3:0] num_1;
33
         wire [3:0] num_2;
34
         wire [3:0] num_3;
35
          wire [3:0] num_4;
36
37
         // Instantiate the Unit Under Test (UUT)
38
          Time_Counter out (
39
            .clk(clk),
40
             .reset (reset),
41
             .pause (pause),
42
             .num_1(num_1),
43
             .num_2(num_2),
44
             .num_3(num_3),
45
             .num_4 (num_4)
45
47
          integer i, j, k;
45
49
          initial begin
50
             // Initialize Inputs
51
            c1k = 0;
52
            reset = 0;
53
             pause = 0;
54
            #10;
55
56
            c1k = 0;
57
             reset = 1;
58
             pause = 0;
59
             #10;
60
61
             c1k = 0;
62
             reset = 0;
63
             pause = 0;
64
             #10;
65
```


```
for(i=0;i<31'd500000000;i=i+1)
 67
                begin
 68
                   clk = 0;
 69
                   #1;
 70
                   clk = 1;
 71
                   #1;
 72
                end
 73
 74
             clk = 1;
 75
             reset = 0;
 76
             pause = 0;
 77
             #10;
 78
 79
             for(i=0;i<31'd500000;i=i+1)
 80
                #1 clk = ~clk;
 81
 82
             clk = 0;
 83
             reset = 0;
 84
             pause = 0;
 85
             #100;
 86
 87
             for(j=0;j<31'd2500;j=j+1)
 88
                #1 clk = ~clk;
 89
 90
             clk = 0;
 91
             reset = 0;
 92
             pause = 1;
 93
             #100;
 94
 95
             for(k=0;k<31'd2500;k=k+1)
 96
                #1 clk = ~clk;
 97
          end
 98
 99
      endmodule
100
```

Simulation Results


(Reset high forces counter to 0)



(Pause high forces counter to pause/become constant)



(Normal Counting)



Pad2pad timing constraints

	Met	Constraint	Check	Worst Case Slack	Best Case Achievable	_	_	
1	Yes	TS_pad2pad = MAXDELAY FROM TIMEGRP "inputs" TO TIMEGRP "o	MAXDE	6.933ns	13.067ns	0	0	


Device Utilization Summary


Seven Segment Display:

Des	rice Utilization Summa	rv		ы
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	132	126,800	1%	
Number used as Flip Flops	103			
Number used as Latches	29			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	139	63,400	1%	
Number used as logic	138	63,400	1%	
Number using O6 output only	63			
Number using O5 output only	13			
Number using O5 and O6	62			
Number used as ROM	0			
Number used as Memory	0	19,000	0%	
Number used exclusively as route-thrus	1			
Number with same-slice register load	0			
Number with same-slice carry load	1			
Number with other load	0			
Number of occupied Slices	113	15,850	1%	
Number of LUT Flip Flop pairs used	192			
Number with an unused Flip Flop	66	192	34%	
Number with an unused LUT	53	192	27%	
Number of fully used LUT-FF pairs	73	192	38%	
Number of unique control sets	94			
Number of slice register sites lost	628	126,800	1%	
to control set restrictions	-	120,000		
Number of bonded <u>IOBs</u>	18	210	8%	
Number of LOCed IOBs	18	18	100%	
Number of RAMB36E1/FIFO36E1s	0	135	0%	
Number of RAMB18E1/FIFO18E1s	0	270	0%	
Number of BUFG/BUFGCTRLs	2	32	6%	
Number used as BUFGs	2			
Number used as BUFGCTRLs	0			
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%	
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%	
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0			
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%	
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	0	240	0%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	1	6	16%	
Number of OUT_FIFOs	0	24	0%	
Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	
Average Fanout of Non-Clock Nets	2.70			


RTL Schematic and Technology Schematic


(Ip_clk_div)







(Time Counter)














(Seven Segment Display with Clock - Top Module)











Post Place and Route Static Timing

(Seven Segment Display with Clock - Top Module)

```
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.
```


```
Data Sheet report:
-----
All values displayed in nanoseconds (ns)
Clock to Setup on destination clock clk_main
-----+
       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
clk_main | 4.442| |
       8.815 13.553
reset
       10.874 13.553
-----+
Clock to Setup on destination clock pause
-----+
       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-1.236
clk_main
                 1.269 2.744
pause
            3.438 3.438
reset
       Clock to Setup on destination clock reset
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
clk_main
      -1.236
                 1.362 2.744
            pause
     1.494 2.744
reset
-----+
Pad to Pad
-----+
Source Pad | Destination Pad| Delay |
|led_enable<8> | 8.188|
       |led_enable<1> | 7.719|
pause
       |led_enable<2> | 8.027|
pause
pause
      |led_enable<3> | 7.791|
-----+
```

Post Place and Route Simulation Results


(Reset high forces counter to 0)

Name	Value	0 ns	5 ns	10 ns	15 ns	20 ns
mum_1[3:	0000	XX	(XX		0000	
mum_2[3:		XX	(XX		0000	
mum_3(3:		(XX	(XX		0000	
▶ ■ num_4[3:		XX	(XX		0000	
li clk	Θ					
1₀ reset	1					
🔚 pause	Θ					


(Pause high forces counter to pause/become constant)



(Normal Counting)



Power Data



Conclusions

In this lab we utilized a 5 MHz clock to drive a modulo counter and decoded those values for display on 7 segments with the Nexys 4 FPGA board. The biggest challenge in this lab was reconfiguring the given seven segment display code from lab 2 to work in this different case. The top level design needed to be changed to display on additional displays as well as to include a counter for driving the displayed values.

References

- [1]: Nexys4TM FPGA Board Reference Manual, Nexys-4 rev. B; Revised November 19, 2013 by Diligent Beyond Theory
- [2]: Introduction to FPGA ECE414 Fall 2020 pdf by Randil Gajasinghe and Prof. Onur Tigli
- [3]: ECE 414 Computer Organization and Design Experiment 2. Adder/Subtractor with 7-Segment Display