Tutorial -III - Testbench design for Evaluating CPU

Prepared by Randil Gajasinghe and Dr. Onur Tigli

This tutorial describes how to design the testbench for testing your CPU. The testbench consists of the following sections

i. ROM

ROM contains assembly instructions in binary format. The instructions have to be written into the ROM at core-generation stage. The ROM core, and the programming file, has to be regenerated every time ROM contents are changed.

ii. CPU

This is your design of CPU. The interface of input and output lines should to match those in the 'dummy unit' module in the provided Verilog code.

```
module CPU(
                                         //represent the CPU
    input [15:0] data_from_rom,
    input reset,
    input clk,
    inout [15:1] data _ram,
    output [5:0] address_to_rom,
    output enable_to_rom,
    output write_enable_to_ram,
                                         //enable write
    output [5:0] address_to_ram,
    output read_enable_to_ram,
                                         //enable signal for ram read and UART module. This signal indicates that all
    output enable_ram_read
                                         //operations of the 'CPU' are finished.
);
```

iii. RAM

The CPU will use this memory.

iv. READ RAM

After CPU finish executing the program in the ROM, it has to enter idle state and send a continuous enable signal to this unit. READ RAM module reads the RAM and sends the contents byte by byte to the UART module.

v. UART

This module transmits the data to the computer.


Drivers for *USB to Serial* convertor in the FPGA board must be installed for the computer to receive data. Windows 7 will automatically install drivers when the board is connected to computer by the USB cable. Open device manager and note the COM port used.



You can use *PuTTY* program to receive the data. PuTTy must establish a serial connection with the FPGA board using the following settings

- -- 9600 Baud Rate
- -- 8 data bits, LSB first
- -- 1 stop bit
- -- no parity
- -- COM port as noted in previous step

A simplified block diagram of testbench for testing the CPU design is shown below. Verilog code files for testbench circuit will be provided. You will have to add them to your design (CPU design) for testing and demonstration. The interface between the CPU and the testbench has to be correct.



i. Data_in : data in from ROM [16 bit]

ii. Enable_ROM : enable signal to ROM. Should be high for a single cycle when reading from ROM

iii. Address_ROM : read address to the ROM [6 bit]iv. Address_RAM : read/write address to the memoryv. Write_data : data to be written to the RAM [16 bit]

vi. Write_enable : enable signal for RAM write. Should be high for a single cycle when writing to ROM

vii. Read_data : data read from RAM [16 bit]

viii. Read_enable : enable signal for RAM read. Should be high for a single cycle when reading ROM

ix. Done_execution : CPU has finished executing code. This signal should be high continuously.


Please note that the names of the input/output lines have to match section '(ii) CPU' above.

The following section explains how to generate memory and the complete testbench.


1. Section one - ROM

The instructions to be executed will be stored in a ROM. We will use an ip-core ROM. Instructions have to be stored in the ROM at core generation stage. The ROM and the *bit* file have to be re-generated when the instructions in the ROM are changed.


i. Add a new IP (CORE generator & Architecture Wizard) source to your design. Name the new core 'ip_rom_input_code'. Click next.




ii. Select 'Block Memory Generator' and click next and finish.




iii. In the 'Block memory generator' window, make changes as shown below.




In the second page, choose "single port ROM"



Choose 16 as the read width and 64 as the read depth. Select the 'Use ENA Pin' radio button.



Select 'Load Init File' and browse and select the .coe file containing the binary (or HEX) code of the instructions.




Click Generate.


2. Section two - RAM

- i. Add a new IP (CORE generator & Architecture Wizard) source to your design. Name the new core 'ip_ram_output_code'. Click next.
- ii. Select 'Block Memory Generator' and click next and finish.
- iii. In the 'Block memory generator' window, make changes as shown below.

In the second page, choose "single port RAM"




In the third page, choose 16 bits for width and 64 bits for depth. Select 'use ENA pin'



In the fourth page, you can initiate the RAM if necessary.

- 3. Section three add provided files and your CPU design to the design.
- Read_ram_and_uart.v
- Read_from_ram.v
- UART_TX_CTRL.vhd
- Top_level.v
- Top_level.ucf
- Your CPU design file

Your design should look like the figure below. (dummy unit will be your CPU)



Delete the following file from the \ipcore_dir directory. Otherwise you will get an error.

- ip_ram_output_code.v
- ip_rom_input_code.v

Generate the programming file. Load the file to FPGA and establish a serial connection with the computer (PuTTY program). Press the push button to enable CPU. (take a look at provide UCF file) the output of the assembly program should be displayed in PuTTY.