University of Miami

ECE 414 Computer Organization and Design

EXPERIMENT #1 MULTIPLEXER DESIGN

Submitted by: Brandon Rubio, Isabela Bandrich, Rainier Young, Nikeem Dunkelly-Allen

On: 9/16/22 **to :** Dr. Onur Tigli

Objective

The goal of this lab is to use structural and dataflow design techniques in Verilog to instantiate and test the proper operation of several multiplexer units. The Xilinx ISE tools software will be used for: coding, verification, simulation, synthesis, and timing analysis. For the purpose of demonstrating proper operation, verified designs will be implemented using Digilent's Nexys-4 FPGA boards[1].

Verilog HDL and Testbench Code

Mux 2-to-1:

• Structural Design Verilog Code:

```
module Mux_2to1(
        input [1:0] In,
22
        input S,
23
        output Out
24
25
        );
        wire a, b, c;
26
27
        and(a, In[1], S);
28
        not(c, S);
29
        and(b, In[0], c);
30
        or (Out, a, b);
31
32
    endmodule
33
```

• Dataflow Design Verilog Code:

```
21 module DF_Mux_2to1(
22     input [1:0] In,
23     input S,
24     output Out
25     );
26     assign Out = (S)?In[1]:In[0];
27
28 endmodule
```

• Testbenches (Same (except for module names) for both Structural and Dataflow Design): module tb Mux 2to1;

```
// Inputs
reg [1:0] In;
reg S;
// Outputs
wire Out;
// Instantiate the Unit Under Test (UUT)
Mux_2to1 uut (
        .In(In),
        .S(S),
        .Out(Out)
);
initial begin
        // Initialize Inputs
        In = 0;
        S = 0;
        // Wait 100 ns for global reset to finish
        #100
        In = 0;
        S = 0;
        #100;
        In = 1;
        S = 0;
        #100;
        In = 2;
        S = 0;
        #100;
        In = 3;
```

S = 0; #100 In = 0; S = 1; #100 In = 1; S = 1; #100; In = 2; S = 1; #100; In = 3; S = 1; #100;

end

endmodule

Mux 4-to-1:

• Verilog Code:


```
module Mux_ST_2to1(
21
         input [1:0] In,
22
         input S,
23
         output Out
24
        ) ;
25
        wire a, b, c;
26
        and(a, In[1], S);
27
        not(c, S);
28
         and(b, In[0], c);
29
         or(Out, a, b);
30
    endmodule
31
32
     module Mux_DF_2to1(
33
        input [1:0] In,
34
        input S,
35
         output Out
36
         );
37
         assign Out=(S)?In[1]:In[0];
38
    endmodule
39
40
    module MUX_4to1(
41
        input [3:0] In,
42
         input [1:0] S,
43
        output Out
44
45
        );
        wire d, e;
46
        wire [1:0] f;
47
48
       Mux_DF_2to1 m1(In[3:2],S[0],d);
        Mux_DF_2to1 m2(In[1:0],S[0],e);
49
        assign f = \{d,e\};
50
        Mux_ST_2to1 m3(f,S[1],Out);
51
     endmodule
52
```

• Testbench:


```
25 module tb_MUX_4tol;
 26
 27
         // Inputs
 28
         reg [3:0] In;
        reg [1:0] S;
 29
 30
        // Outputs
 31
        wire Out;
 32
 33
 34
         // Instantiate the Unit Under Test (UUT)
        MUX_4tol uut (
 35
            .In(In),
 36
 37
            .S(S),
 38
            .Out (Out)
        );
 39
 40
         reg [2:0] i; //for S bits
 41
         reg [4:0] j; //for In bits
 42
         initial begin
 43
            // Initialize Inputs
 44
           In = 0;
 45
           S = 0;
 46
 47
 48
            // Wait 100 ns for global reset to finish
            #100;
 49
 50
            // Add stimulus here
 51
            for (i = 0; i < 4; i = i + 1) begin
 52
               S = i;
 53
               for (j = 0; j < 16; j = j + 1) begin
 54
                  In = j;
 55
                  #10;
 56
 57
               end
 58
            end
         end
 59
 60
 61
     endmodule
62
```

Simulation Results


Mux 2-to-1: (Same for both Structural and Dataflow designs)



Mux 4-to-1: (Overview)



(0ns to 200 ns)




(200ns to 400ns)



(400ns to 600ns)



(600ns to 800ns)



Device Utilization Summary

Mux 2-to-1:

(Same for both Structural and Dataflow designs)

Device Utilization Summary (estimated values)						
Logic Utilization	Used	Available	Utilization			
Number of Slice LUTs	1	63400	0%			
Number of fully used LUT-FF pairs	0	1	0%			
Number of bonded IOBs	4	210	1%			

Mux 4-to-1:


Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utiliza	ation	
Number of Slice LUTs	1	63400		0%	
Number of fully used LUT-FF pairs	0	1		0%	
Number of bonded IOBs	7	170		4%	


RTL Schematic and Technology Schematic


Mux 2-to-1:

• RTL Schematic:

(Structural Design)









• Technology Schematic:

(Same for both Structural and Dataflow designs)




Mux 4-to-1:

• RTL Schematic:



• Technology Schematic:



Post Place and Route Static Timing

Mux 2-to-1:

(Structural Design)

Timing constraint: TS_pad2pad = MAXDELAY FROM TIMEGRP "inputs" TO TIMEGRP "outputs" 20 ns: For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints 0 timing errors detected (0 setup errors 0 hold errors)

0 timing errors detected. (0 setup errors, 0 hold errors) Maximum delay is $\,$ 8.446ns.

Data Sheet report:

All values displayed in nanoseconds (ns)

Pad to Pad

	_+		
Source Pad	Destination	Pad	Delay
In<0>	Out	į	8.380
In<1>	Out Out		8.446 7.979
	+	+	+

(Data Flow Design)

Timing constraint: TS_pad2padDF = MAXDELAY FROM TIMEGRP "inputsDF" TO TIMEGRP "outputsDF" 20 ns; For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

- 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
- 0 timing errors detected. (0 setup errors, 0 hold errors)

Maximum delay is 8.204ns.

Data Sheet report:

All values displayed in nanoseconds (ns)

Pad to Pad

	.+	+	+
Source Pad	Destination	Pad	Delay
	+	+	+
In<0>	Out	1	7.899
In<1>	Out	1	8.204
S	Out	1	7.979
	+	+	+

Mux 4-to-1:

Timing constraint: TS_MUX_4tol = MAXDELAY FROM TIMEGRP "inputs" TO TIMEGRP "outputs" 20 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).
6 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
0 timing errors detected. (0 setup errors, 0 hold errors)
Maximum delay is 8.343ns.

Data Sheet report:

All values displayed in nanoseconds (ns)


Pad to Pad

Source Pad	Destination Pad	Delay
In<0> In<1> In<2> In<3> S<0> S<1>	Out	8.124 8.046 8.343 8.309 7.951 8.120
	-+	



Mux 2-to-1:


(Same for both structural and data flow designs)



Mux 4-to-1: (Overview)

Name	Value	0 ns		200 ns		400	ns		600 ns		800 ns
V₀ Out	1							L			
▶ I n[3:0]	1111	0000				***			(1111
▶ 🚮 S[1:0]	11		00	>	01	\supset	10	\subset		11	
▶ 🚮 i[2:0]	100	XXX	000		001	\supset	010	\subset	011	X	100
▶ 🚮 j[4:0]	10000	XXXXX)			***		***		<u> </u>	10000

(0ns to 200ns)




(400ns to 600ns)




 $01010\ \rangle 01011\ \rangle 01100\ \rangle 01101\ \rangle 01111\ \rangle 011111\ \rangle 00000\ \rangle 00001\ \rangle 00010\ \rangle 00001\ \rangle 00101\ \rangle 00101\ \rangle 00110\ \rangle 00111\ \rangle 00101\ \rangle 01001\ \rangle 01001\ \rangle 01011\ \rangle 01100\ \rangle 01101\ \rangle$

(600ns to 800ns)




Power Data

Mux 2-to-1: (Same for both structural and data flow designs)



Mux 4-to-1:



Conclusions

After following the procedures given, several multiplexor designs were created and tested to ensure correct operations through–simulations, timing analysis, and then implemented upon the Nexys4FPGA board[1]. As for errors, some difficulties arose when downloading the program to the board, reading the Introduction to FPGA[2] manual gave clarity to our problem and then it was promptly solved.

References

- [1]: Nexys4™ FPGA Board Reference Manual, Nexys-4 rev. B; Revised November 19, 2013 by Diligent Beyond Theory
- [2]: Introduction to FPGA ECE414 Fall 2020 pdf by Randil Gajasinghe and Prof. Onur Tigli

ECE414 Computer Organization and Design Lab Responsibility and Demonstration Sheet

Lab #	1	
Lab Description	Multiple	exer Design

Lab Responsibility Assignment

Student Name	Responsibility	Signature
Rainier Houng	yxi cedip and 2xi datatlaw	Soll
Brandon Rubio	UXI Code. UXI Simulation/Post-Plane and Route Simulation Results	Bradon Relo
N 1-1/	ZK1 (086	I WALL
Nikera Dunkelly-Allen	Lab 1(POT+	MAUL
Isabela Bendrich	2×1 code Report	asmela Bendrich

Lab Demonstration

Teaching Assistant Signature	Date
# woma	16-09-22
Comments:	Λ `
Demonstration show	n - (16-09-22)
Fli Batch.	