Introduction to FPGA

ECE414 - Fall 2020

Randil Gajasinghe and Prof. Onur Tigli

Last edited by Diego Palacios

e-mail: d.palacios31@umiami.edu



FPGA


- <u>Field Programmable Gate Array</u>
- Reconfigurable hardware
- Alternative to ASIC (<u>Application Specific</u>)
 - Disadvantages:
 - Low speed, High power *Advantages*:
 - Shorter time-to-market, Lower cost



FPGA Architecture

• Xilinx, Altera, Lattice, Actel, Cypress, Atmel










FPGA Architecture

Logicblock




Switching








Switching





FPGA Architecture Nexys 4 FPGA Board

Nexys 4 Board – FPGA Module

<u>Device Family</u> – Artix 7

<u>Device</u> – XC7A100T <u>Package</u> –

CSG324C






Nexys 4 FPGA Board

Artix-7 FPGA chip:

- 101,440 logic cells in 15,850 slices
- 240 DSP48E1
- 1,188 Kb of distributed RAM and 4,860 Kb of block RAM
- One 10-bit analog to digital converter block –
 PLLs, etc.



Nexys 4 FPGA Board

Nexys 4 Board:


- 128 Mbit pseudo-static DRAM
- 128 Mbit serial flash memory
- 10/100 Ethernet
- Digital microphone
- 3-axis accelerometer
- Audio amplifier and speaker jack
- Temperature sensor
- USB port for HID devices (mice and keyboards)



Nexys 4 FPGA Board

Input/Output


- 16 individual LEDs in various colors
- 2 tri-color LEDs
- 16 slide switches
- Six pushbuttons (one for FPGA reset)
- 8-digit seven-segment display



Xilinx ISE Webpack Step by step tutorial








- •Run Xilinx ISE project navigator
- File->New Project






- Project name
- (Optional) Change location

UNIVERSITY OF MIAMI

COLLEGE of ENGINEERING






•Enter project settings as shown

UNIVERSITY OF MIAMI


COLLEGE of ENGINEERING






•Click on the "New Source" button





- •Select source type as shown
- Type a name for the source file
- •Inputs/Outputs of the module
- Can be entered/modified later






- Note that you create buses
 - Define MSB and LSB for buses




Type your code

- Comments are useful to explain your code
- Multiple modules and/or source files possible





• Synthesize the code and verify that there are no errors



- Testbench to <u>simulate</u> the module
- 1. Add a new source file
- 2. Source type: "Verilog test fixture"
- 3. Enter the name and location of the file
- •Initialization parts are already written





```
// Outputs
       wire Out:
33
34
       // Instantiate the Unit Under Test (UUT)
35
       MUX 2to1 uut (
          .In(In),
          .S(S),
          .Out (Out)
38
39
41
       initial begin
42
         // Initialize Inputs
43
          S = 0;
45
          // Wait 100 ns for global reset to finish
47
          #100;
          // Add stimulus here
50
                         // The 2-bit input "In" is denoted using binary notation
51
          In = 2'b00;
52
          S = 0:
53
          #100:
54
55
                         // Binary notation here as well
          s = 0:
56
          #100;
58
59
                         // This is decimal notation. Note that d(2) = b(10)
          S = 0:
          #100;
          In = 3:
                         // Again decimal notation; d(3) = b(11)
63
          S = 0;
64
65
          #100;
66
    endmodule
```

- •Add test inputs to the module
- -Comment line shows where to add
- -Add **all** possible input combinations




49

57

61

62


67



- Select "Simulation" radio button
- Double click on

"Simulate Behavioral Model" to run the simulation







- ISim simulator
- Click on this button to fit waveforms on screen








- Multiple single bit signals can be combined into a 'virtual bus'
- Convenient method to see several bits at once – Binary, decimal, hexadecimal, etc.
- Not necessary for this example, just to demonstrate here



· Verify proper operation of your module






- •RTL and technology schematic views
- Under "Synthesize"
- •Schematic views of the circuit defined in your code
- Top level RTL schematic



UNIVERSITY OF MIAMI



MUX_2to1_gate:1

and2b1 or2

y1 Out1


and2


x1

MUX_2to1_gate

- •Double click on the cell to see its components
- Possible up to primitives
- •Similar for technology schematic
- •Double click on the cell to open a menu
 - Schematic, Equation,
 Truth Table, Karnaugh Map









UNIVERSITY OF MIAMI

COLLEGE of ENGINEERING









- Define the I/O ports and timing constraints
 - Double click on "I/O Pin Planning"
 - 2. Select "Yes" to create a UCF file
- Find your I/O pins at the bottom
- Assign locations
 - Inputs to slide switches, output to LED
 - Refer to Nexys 4 manual page 18 for locations

- Change I/O std to LVCMOS33
- Save the file



From Nexys 4 manual




- Define timing constraints
 - Double click on "CreateTiming Constraints"
 - Select "Yes" to open your UCF file




UNIVERSITY OF MIAMI










- •"Timing constraints -> Exceptions
- -> *Paths*"
 - Right click and select "Create constraints"
 - Name the timespec (e.g., pad2pad)
 - Create groups for inputs and outputs
 - Select explicit, 20 ns
 - Make sure to see the constraint on the main screen

UNIVERSITY OF MIAMI

COLLEGE of ENGINEERING




Open your UCF file to verify the constraints



UNIVERSITY OF MIAMI

COLLEGE of ENGINEERING







- Implement design
- –Make sure there are no errors
- -In case you get errors
- Check the "Errors" tab at bottom left








- Post implementation simulations
 - Select "Simulation" radio button again
 - Select "Post-Route" from the dropdown menu
 - Simulate as you did before





- Power analysis
 - Tools -> XPower Analyzer
 - New window opens
 - Summary page




• Change signal rate for <u>all</u> I/O signals – Default rate is *million transitions per second*




UNIVERSITY OF MIAMI




Update results: Tools -> Update Power Analysis




Go back to summary page – Summary of the power dissipation




IO power depends on signal rate



Next step: Loading the design to FPGA





- "Generate Programming File"
- -Creates a "bit" file in the project folder
- Will be loaded to FPGA





- Loading the bit file to FPGA
- 1. Connect Nexys4 to the computer using the USB cable
- 2. Turn on device power

UNIVERSITY OF MIAMI











- 3. Select "Manage Configuration Project (iMPACT)"
- 4. Select "Boundary Scan" in iMPACT
- 5. Right click on the main window and select "Initialize Chain"



FPGA will be recognized




Select "Yes"




- Select your bit file
- Select "No"





•Select "OK" on the "Programming Properties" window



- •Double click "Program" under "Available Operations"
- Verify that "DONE" LED on the board is on





•Test your design using switches and LEDs!



Reference

- Digital Design with FPGAs Dr. Onur
 Tigli
- www.altera.com
- www.xilinx.com
- www.digilent.com
- Nexys4 User Manual

