All registers and memory locations are 32 bits, the concept of *byte* does not apply except in the few special string-processing instructions. When characters are stored to make a string, they are packed four per memory location, with the first character of the string being in the least-significant 8 bits.

Negative numbers are represented in the two's complement format.

Floating point numbers are stored in the intel 32-bit floating format, whatever that is.

Bits are numbered from 0, the least significant, to 31 the most significant.

In numeric representations, bit 31 is the sign bit.

There are 16 regular registers, numbered from 0 to 15.

R0 is a scratch register, with slightly limited functionality


R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12 are general purpose registers

SP, the stack pointer, is encoded as register 13

FP, the frame pointer, is encoded as register 14

PC, the program counter, is encoded as register 15

## The instruction format



I is the Indirect bit.

Two's complement, range -32768 to +32767

If bits 16-19 are all zero, i.e. "Index Register" indicates R0, then no index register is used when the instruction executes. Thus it is not possible to use R0 as an index register.

In the description of an instruction, the term *reg* refers to the register indicated by bits 20 to 23 (main register), and *operand* refers to the combination of indirect bit, index register, and numeric operand as illustrated on the next two pages.

If the term *value* appears in the description, it refers to the value of the operand, which is calculated as follows:

```
part1 = numeric operand;
part2 = 0;
if (index register ≠ 0)
        part2 = contents of indicated index register
total = part1 + part2;
if (indirect bit ≠ 0)
        value = contents of memory location [total];
else
        value = total;
```

If the sequence " $reg \leftarrow x$ " appears, it means that the content of the main register is replaced by x.

If the sequence "destination  $\leftarrow x$ " appears, then the operand my consist of just an index register, in which case the content of the register is replaced by x, otherwise the indirect bit must be set, and the content of memory location [total] is replaced by x.

## Assembly Examples:

RET 0100101 0 0000 4A000000	0000 0000000000000000	Operation Indirect bit Main register Index register Numeric	= 37 = 0 = 0 = 0 = 0
INC R6 0000100 0 0110 08600000	0000 0000000000000000	Operation Indirect bit Main register Index register Numeric	= 4 = 0 = 6 = 0 = 0
LOAD R2, 0000001 0 0010 02200024	36 0000 0000000000100100	Operation Indirect bit Main register Index register Numeric	= 1 = 0 = 2 = 0 = 36
ADD R7, 0000110 0 0111 OC730000	R3 0011 00000000000000000	Operation Indirect bit Main register Index register Numeric	= 6 = 0 = 7 = 3 = 0
	R3 + 12 0011 0000000000001100	Operation Indirect bit Main register Index register Numeric	= 1 = 0 = 7 = 3 = 12
	[R3]	Operation Indirect bit Main register Index register Numeric	= 6 = 1 = 4 = 3 = 0
STORE R2, 0000011 1 0010 072004D2	[1234] 0000 0000010011010010	Operation Indirect bit Main register Index register Numeric	= 3 = 1 = 2 = 0 = 1234
	[R5 - 375] 0101 11111111010001001	Operation Indirect bit Main register Index register Numeric	= 3 = 1 = 2 = 5 = -375

Execution Examples, starting from these values already in memory:

<u>location</u>	contents
27100	592
27101	759
27102	43
27103	27105
27104	2
27105	682
27106	11
27107	22
27108	33

LOAD R2, 5	
LOAD R3, R2+4	The value stored in register 2 is now 5
LOAD R4, 27102	The value stored in register 3 is now 9
•	The value stored in register 4 is now 27102
LOAD R5, [27100]	The value stored in register 5 is now 592
LOAD R6, [R4]	The value stored in register 6 is now 43
ADD R6, R2	_
STORE R6, [27101]	The value stored in register 6 is now 48
INC R6	The content of memory location 27101 is changed from 759 to 48
STORE R6, [R4 - 2]	The value stored in register 6 is now 49
	The content of memory location 27100 is changed from 592 to 49
LOAD SP, 27108	The value stored in register 13 (stack pointer) is now 27108
PUSH R2	The content of memory location 27107 is changed from 22 to 5
DUCU [D4]	The value stored in register 13 (stack pointer) is now 27107
PUSH [R4]	The content of memory location 27106 is changed from 11 to 43
POP R4	The value stored in register 13 (stack pointer) is now 27106
	The value stored in register 4 is now 43  The value stored in register 12 (steels pointer) is now 27107
STORE R6, 27101	The value stored in register 13 (stack pointer) is now 27107
	Fails to execute, as the operand does not address memory.

<u>opcode</u>	<u>mnemonic</u>	action
0	HALT	the processor is halted, execution of instructions stops.
1	LOAD reg, operand	reg ← value
2	LOADH reg, operand	$reg \leftarrow (reg \land FFFF) + (value \ll 16)$ the most significant 16 bits of the register are replaced
3	STORE reg, operand	$destination \leftarrow reg$
4	INC operand	$destination \leftarrow value + 1$
5	DEC operand	$destination \leftarrow value - 1$
6	ADD reg, operand	$reg \leftarrow reg + value$
7	SUB reg, operand	$reg \leftarrow reg$ - $value$
8	MUL reg, operand	$reg \leftarrow reg \times value$
9	DIV reg, operand	$reg \leftarrow reg \div value$
10	MOD reg, operand	$reg \leftarrow reg \mod value$
11	RSUB reg, operand	reg ← value - reg
12	RDIV reg, operand	$reg \leftarrow value \div reg$
13	RMOD reg, operand	$reg \leftarrow value \mod reg$
14	AND reg, operand	$reg \leftarrow reg \land value$
15	OR reg, operand	$reg \leftarrow reg \lor value$
16	XOR reg, operand	$reg \leftarrow reg \oplus value$
17	NOT reg, operand	reg ← ~ value
18	SHL reg, operand	$flagZ \leftarrow 1$ if most sig. (value) bits of reg all 0, otherwise 0 $reg \leftarrow reg \ll value$ , zeros being inserted at the right
19	SHR reg, operand	$flagZ \leftarrow 1$ if least sig. (value) bits of reg all 0, otherwise 0 $reg \leftarrow reg$ » value, zeros being inserted at the left
20	COMP reg, operand	$flagZ \leftarrow 1$ if $reg = value$ , otherwise 0 $flagN \leftarrow 1$ if $reg < value$ , otherwise 0
21	COMPZ operand	$flagZ \leftarrow 1$ if value = 0, otherwise 0 $flagN \leftarrow 1$ if value < 0, otherwise 0
22	TBIT reg, operand	$flagZ \leftarrow value^{th} \ bit \ of \ reg$
23	SBIT reg, operand	$value^{th}$ bit of $reg \leftarrow 1$
24	CBIT reg, operand	$value^{th} \ bit \ of \ reg \leftarrow 0$

```
25
          JUMP operand
                                     PC \leftarrow value
                                     if (reg = 0) PC \leftarrow value
   26
          JZER reg, operand
  27
          JPOS reg, operand
                                     if (reg \ge 0) PC \leftarrow value
   28
          JNEG reg, operand
                                     if (reg < 0) PC \leftarrow value
   29
                                            Note that no main register is used with the JCOND
          JCOND
                                            instruction. Instead, its 4 bits are used to encode one
                                             of the seven condition tests shown here.
                                      if (flagZ) PC \leftarrow value
0
          JCOND EQL, operand
1
          JCOND NEQ, operand
                                      if (\sim flagZ) PC \leftarrow value
                                      if (flagN) PC \leftarrow value
2
          JCOND LSS, operand
3
          JCOND LEQ, operand
                                      if (flagZ \lor flagN) PC \leftarrow value
4
          JCOND GTR, operand
                                     if (\sim flag Z \land \sim flag N) PC \leftarrow value
5
          JCOND GEQ, operand
                                     if (\sim flagN) PC \leftarrow value
6
          JCOND ERR, operand
                                     if (flagE) PC \leftarrow value
          GETFL reg, operand
                                     reg \leftarrow flag[value]
   30
   31
                                     flag[value] \leftarrow reg
          SETFL reg, operand
   32
          GETSR reg, operand
                                     reg \leftarrow special register[value]
   33
          SETSR reg, operand
                                     specialregister[value] \leftarrow reg
   34
          PUSH operand
                                     SP \leftarrow SP - 1
                                     memory[SP] \leftarrow value
   35
          POP operand
                                     destination \leftarrow memory[SP]
                                     SP \leftarrow SP + 1
   36
          CALL operand
                                      SP \leftarrow SP - 1
                                     memory[SP] \leftarrow PC
                                     PC \leftarrow value
                                     PC \leftarrow memory[SP]
   37
          RET
                                      SP \leftarrow SP + 1
                                            value is treated as a memory address. The reg<sup>th</sup> 8-bit
   38
          LDCH reg, operand
                                            byte (character) starting from that address in memory
                                            is loaded into reg. i.e.,
                                     reg \leftarrow byte (reg modulo 4) of memory[value + reg \div 4]
                                            value is treated as a memory address. The reg<sup>th</sup> 8-bit
   39
          STCH reg, operand
                                            byte (character) starting from that address is replaced
                                             by the value of register 0 without modifying the other
                                             24 bits of that word.
                                      byte (reg modulo 4) of memory[value + reg\div4] \leftarrow R0
  40
          PERI
                                     Control peripheral activity: see separate documentation
```

all flags  $\leftarrow$  reg

42

FLAGSJ reg, operand

```
PC \leftarrow value
```

```
43
       WAIT
                                     CPU idles until interrupted
44
       PAUSE
                                     CPU idles for approximately 50mS, unless interrupted
       BREAK
                                     Enter CPU single-stepping mode
45
46
        IRET
                                     all flags \leftarrow memory[SP+1]
                                     PC \leftarrow memory[SP+5]
                                     FP \leftarrow memory[SP+6]
                                      SP \leftarrow memory[SP+7]
                                     R12 \leftarrow memory[SP+8]
                                     R11 \leftarrow memory[SP+9]
                                     R10 \leftarrow memory[SP+10]
                                     R9 \leftarrow memory[SP+11]
                                     R8 \leftarrow memory[SP+12]
                                     R7 \leftarrow memory[SP+13]
                                     R6 \leftarrow memory[SP+14]
                                     R5 \leftarrow memory[SP+15]
                                      R4 \leftarrow memory[SP+16]
                                     R3 \leftarrow memory[SP+17]
                                      R2 \leftarrow memory[SP+18]
                                     R1 \leftarrow memorv[SP+19]
                                     R0 \leftarrow memory[SP+20]
                                      SP \leftarrow SP + 21
47
       SYSCALL reg, code
                                     memory[SP-1] \leftarrow R0
                                     memory[SP-2] \leftarrow R1
                                     memory[SP-3] \leftarrow R2
                                     memory[SP-4] \leftarrow R3
                                     memory[SP-5] \leftarrow R4
                                     memory[SP-6] \leftarrow R5
                                     memory[SP-7] \leftarrow R6
                                     memory[SP-8] \leftarrow R7
                                     memory[SP-9] \leftarrow R8
                                     memory[SP-10] \leftarrow R9
                                     memory[SP-11] \leftarrow R10
                                     memory[SP-12] \leftarrow R11
                                     memory[SP-13] \leftarrow R12
                                     memory[SP-14] \leftarrow SP
                                     memory[SP-15] \leftarrow FP
                                     memory[SP-16] \leftarrow PC
                                     memory[SP-17] \leftarrow reg
                                     memory[SP-18] \leftarrow main \ register \ number
                                     memory[SP-19] \leftarrow code
                                     memory[SP-20] \leftarrow all flags
                                     memory[SP-21] \leftarrow 40
                                      SP \leftarrow SP - 21
                                     PC \leftarrow memory[specialregister[CGBR] + code]
                                     flagSys \leftarrow 1
```

```
48
                                     reg \leftarrow value; destination \leftarrow 1
       ATAS reg, operand
                                     performed indivisibly, ignoring interrupts
49
                                     reg \leftarrow physical memory[value]
        PHLOAD reg, operand
50
        PHSTORE reg, operand physicalmemory[value] \leftarrow reg
51
       VTRAN reg, operand
                                      reg \leftarrow physical address for virtual address value
52
       MOVE reg, reg2
                                     while R0 > 0 repeat
                                      \{ memory[reg2] \leftarrow memory[reg] \}
                                       reg2 \leftarrow reg2 + 1
                                       reg \leftarrow reg + 1
                                       R0 \leftarrow R0 - 1
53
        FADD reg, operand
                                     floating point: reg \leftarrow reg + value
54
        FSUB reg, operand
                                     floating point: reg \leftarrow reg - value
55
        FMUL reg, operand
                                     floating point: reg \leftarrow reg \times value
56
        FDIV reg, operand
                                     floating point: reg \leftarrow reg \div value
57
        FCOMP reg, operand
                                    floating point:
                                        flagZ \leftarrow 1 if reg = value, otherwise 0
                                        flagN \leftarrow 1 if reg < value, otherwise 0
58
                                    floating point:
        FCOMPZ reg, operand
                                        flagZ \leftarrow 1 if reg = 0, otherwise 0
                                        flagN \leftarrow 1 \text{ if } reg < 0, \text{ otherwise } 0
59
                                     reg \leftarrow (int)value, value interpreted as floating point
        FIX reg, operand
60
        FRND reg, operand
                                     reg \leftarrow (float)(closest int to value), both floating point
61
        FLOAT reg, operand
                                     reg \leftarrow (float)value, value interpreted as an integer
62
        FLOG reg, operand
                                     floating point:
                                        reg \leftarrow natural log(reg), if value = 0
                                        reg \leftarrow log \ base \ value(reg), \ otherwise
        FEXP reg, operand
63
                                     floating point:
                                        reg \leftarrow e \text{ to power(reg)}, \text{ if value} = 0
                                        reg \leftarrow value \ to \ power(reg), \ otherwise
64
        FFO reg, operand
                                     reg \leftarrow number of bits to right of first 1 in value
                                     if value = 0: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
65
        FLZ reg, operand
                                     reg \leftarrow number of bits to right of last 0 in value
                                     if value = -1: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
66
        RAND reg
                                     reg \leftarrow random positive number
```

67	TRACE reg, operand	display PC, reg, and value on console
68	TYPE operand	send single character value to controlling teletype
69	INCH operand	destination ← one character code from controlling keyboard or -1 if none available
70	ANDN reg, operand	$reg \leftarrow reg \land \sim value$
71	ORN reg, operand	$reg \leftarrow reg \lor \sim value$
72	NEG reg, operand	$reg \leftarrow$ - $value$
73	FNEG reg, operand	$reg \leftarrow$ - value, value interpreted as floating point
74	ROTL reg, operand	reg is shifted value bits left, with the bits lost at the left being reinserted at the right.
75	ROTR reg, operand	reg is shifted value bits right, with the bits lost at the right being reinserted at the left.
76	ASR reg, operand	$flagZ \leftarrow 1$ if least sig. (value) bits of reg all 0, otherwise 0 $reg \leftarrow reg$ » value, the sign bit being duplicated at the left
77	EXBR reg, operand	$R0 \leftarrow$ bit range described by <i>reg</i> from <i>value</i> , with the most significant bit of the range giving the sign.
78	EXBRV reg, operand	$R0 \leftarrow$ bit range described by <i>reg</i> of <i>value</i> , with the most significant bit of the range giving the sign.
79	DPBR reg, operand	bit range described by reg from value $\leftarrow$ R0.
80	DPBRV reg, operand	bit range described by reg of value $\leftarrow$ R0.
81	ADJS reg, operand	the bit range selector in <i>reg</i> is advanced by <i>value</i> positions, taking into account the range size and the requirement for ranges not to span two words. <i>value</i> may be negative.
82	UEXBR reg, operand	$R0 \leftarrow$ bit range described by <i>reg</i> from <i>value</i> , unsigned.
83	UEXBRV reg, operand	$R0 \leftarrow$ bit range described by <i>reg</i> of <i>value</i> , unsigned.
84	UCOMP reg, operand	$flagZ \leftarrow 1$ if $reg = value$ , otherwise 0 $flagN \leftarrow 1$ if $reg < value$ , otherwise 0, an unsigned comparison
85	UMUL reg, operand	$reg \leftarrow reg \times value$ , unsigned
86	UDIV reg, operand	$reg \leftarrow reg \div value$ , unsigned
87	UMOD reg, operand	$reg \leftarrow reg \mod value$ , unsigned
88	CLRPP operand	page containing physical address value all set to zero
89	FILL reg, operand	while $R0 > 0$ repeat { $memory[reg2] \leftarrow value$

$$\begin{array}{l} reg \leftarrow reg + 1 \\ R0 \leftarrow R0 - 1 \end{array} \}$$