

NATIONAL UNIVERSITY OF SINGAPORE

SCHOOL OF COMPUTING

MID-TERM TEST  
AY2016/17 Semester 2

**CS2100 — COMPUTER ORGANISATION**

8 March 2017

Time Allowed: **1 hour 30 minutes**

---

**INSTRUCTIONS**

1. This question paper contains **TEN (10)** questions (excluding the bonus question) and comprises **NINE (9)** printed pages.
2. An **Answer Sheet**, comprising **TWO (2)** printed page, is provided for you.
3. Write your **Name**, **Matriculation Number** and **Tutorial Group Number** on the Answer Sheet with a **PEN**.
4. Answer **ALL** questions within the space provided on the Answer Sheet.
5. You may write your answers in pencil (at least 2B).
6. Submit only the Answer Sheet at the end of the test. You may keep the question paper.
7. This is a **CLOSED BOOK** test. However, an A4 single-sheet double-sided handwritten reference sheet is allowed.
8. Maximum score is **40 marks**.
9. Calculators and computing devices such as laptops and PDAs are not allowed.
10. Pages 7 and 8 are for your rough work. They contain blank truth tables, K-maps and state table for your use.
11. Page 9 contains the **MIPS Reference Data** sheet.

— — — **END OF INSTRUCTIONS** — — —

**Bonus question:**

0. [This is the bonus question which is worth 1 mark. The mark of this question will only be added if the total mark scored is less than 40.]

On 2<sup>nd</sup> February 2017, Aaron shared a story in his lecture about cookies. What is the title of that story?

- A. "Four-and-three-quarter cookies"
- B. "Six-and-a-half cookies"
- C. "Seven cookies"
- D. "How to cook cookies like a booky rooky"
- E. "I have a cookie... I have a monster... ah, cookie monster!"
- F. I think this must be a trick question. He didn't tell any story on that day, but he nearly fainted as he didn't take any cookies on that day.



**Questions 1 – 5:** Each multiple-choice-question has only one correct answer. Write your answers in the boxes on the **Answer Sheet**. Two marks are awarded for each correct answer and no penalty for wrong answer.

1. Given the following hexadecimal representation in IEEE 754 single-precision floating-point number system:

**C0BC0000**

What decimal value does it represent?

- A. -1.875
  - B. -5.875
  - C.  $-15 \times 2^{124}$
  - D.  $-47 \times 2^{124}$
  - E. None of the above.
2. Given the following MIPS code fragment, encode the **bne** instruction. (The MIPS Reference Data sheet is provided on page 9.)

<pre>here: addi \$t1, \$t1, 2       add  \$t2, \$t2, \$t1       bne  \$t2, \$t0, here</pre>
---

- A. 150AFFFE
- B. 1548FFFE
- C. 1548FFFD
- D. 150AFFFD
- E. None of the above.


3. What is the following Boolean expression in  $\Pi M$  form?

$$F3(W,X,Y,Z) = Y' \cdot W + Y' \cdot Z + Z' \cdot Y \cdot X$$

- A.  $F3(W,X,Y,Z) = \Pi M(0, 2, 3, 4, 7, 10, 11, 15)$   
 B.  $F3(W,X,Y,Z) = \Pi M(1, 5, 6, 8, 9, 12, 13, 14)$   
 C.  $F3(W,X,Y,Z) = \Pi M(0, 2, 8, 9, 10, 12, 13, 14)$   
 D.  $F3(W,X,Y,Z) = \Pi M(0, 2, 3, 4, 5, 10, 11, 14)$   
 E. None of the above.
4. Simplify the following expression of a 15-variable Boolean function.  $m$ 's are the minterms and  $M$ 's the maxterms.

$$(m3125 \cdot M987 \cdot m1025) + m895 \cdot (M2222 + M618)$$

- A. 0  
 B. 1  
 C.  $M987$   
 D.  $m895$   
 E.  $M987 + m895$
5. You are given a  $2 \times 4$  decoder with 1-enable and active high outputs, and a 2-bit magnitude comparator, as shown below.



Which of the following Boolean functions can be implemented using either or both of the above devices without any additional logic gate? Note that complemented literals are not available. Logical constants 0 and 1 are always available.

- (i)  $F5a(A, B, C, D) = A \cdot B \cdot C'$   
 (ii)  $F5b(A, B, C, D) = \Sigma m(1, 2, 3)$   
 (iii)  $F5c(A, B, C, D) = \Sigma m(1, 3, 5, 7)$

- A. Only (i).  
 B. Only (i) and (ii).  
 C. Only (i) and (iii).  
 D. Only (ii) and (iii).  
 E. All of (i), (ii) and (iii).


**Questions 6 – 10:** Write your answer in the space provided on the **Answer Sheet**. You do not need to show workings, unless otherwise stated.

6. [5 marks]

- (a) How many PIs (prime implicants) and EPIs (essential prime implicants) are there in the K-map of the function below? Note that  $X$  denotes don't-care values. [2 marks]


$$F6a(A, B, C, D) = \sum m(3, 4, 5, 7, 11, 14) + \sum X(2, 6, 8, 12, 15)$$

- (b) Given the following magnitude comparator, write the Boolean function  $F6b(A, B, C, D)$  in  $\sum m$  form. [3 marks]



7. [6 marks]

The following sequential circuit cycles through 6 states  $ABC$ . Two states are unused. The circuit is implemented using a  $JK$  flip-flop for  $A$ , a  $D$  flip-flop for  $B$ , and a  $T$  flip-flop for  $C$ .



On the answer sheet, complete the state diagram by filling in the state numbers which are in decimal, as well as the state transition from the unused state. Two states (000 or 0 in decimal, and 110 or 6 in decimal) have been filled for you.

8. [5 marks]


Implement the following function using a single 4:1 multiplexer with at most one additional logic gate. Complemented literals are not available.

$$F8(A, B, C, D) = \prod M(0, 1, 2, 5, 9, 13)$$

9. [8 marks]

Study the following circuit which uses a half adder, a 2×4 decoder with 1-enable and active high outputs, and three devices each with a 1-enable control (EN):

- A (+1)-device: it takes in two inputs  $P$  and  $Q$  and produces 3-bit output with value  $P+Q+1$ .
- A (+2)-device: it takes in two inputs  $P$  and  $Q$  and produces 3-bit output with value  $P+Q+2$ .
- A (×2)-device: it takes in two inputs  $P$  and  $Q$  and produces 3-bit output with value  $(P+Q) \times 2$ .



The above circuit is too complex. Redesign the circuit using the minimum number of logic gates. Write your expressions for  $X$ ,  $Y$  and  $Z$  (6 marks) and draw the logic diagram of your circuit (2 marks). Complemented literals are not available.

10. [6 marks]

Study the MIPS code below, given that **\$s0** and **\$s1** have been assigned the starting addresses of integer arrays **A** and **B** respectively. You need to determine the value of **\$s2** after the code is executed.

The MIPS Reference Data sheet is provided on page 9.

```

        addi $s2, $zero, 0
        addi $t0, $s0, 0
        addi $t1, $s1, 0
        addi $t4, $zero, 0
        addi $t5, $zero, 24

loop:   beq  $t4, $t5, out
        lw   $t2, 0($t0)
        lw   $t3, 0($t1)
        beq  $t2, $zero, out
        beq  $t3, $zero, out

        bne  $t2, $t3, notequal
        add  $s2, $s2, $t2

notequal: addi $t4, $t4, 4
        add  $t0, $s0, $t4
        add  $t1, $s1, $t4
        j    loop

out:

```

What is the value of **\$s2** after the code is executed, given the following arrays?

(a) A = { 1, 2, 3, 4, 5, 0 }  
       B = { 1, 2, 3, 4, 5, 0 } [2 marks]

(b) A = { -9, -3, -5, 2, -4, 2 }  
       B = { -6, -3, -7, 0, -4, -8 } [2 marks]

(c) A = { 3, -2, 7, 5, 9, -4, 6, 6, -3, 0, 7, 0 }  
       B = { 5, -1, 7, -3, 9, -4, 6, 0, 3, 8, 7, 0 } [2 marks]

——— END OF PAPER ———



(Blank truth tables, K-maps and state table are provided in the next two pages.)

This page is for your rough work.

A	B	C	D	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

A	B	C	D	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

A	B	C	D					
0	0	0	0					
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	1	0					
0	1	1	1					
1	0	0	0					
1	0	0	1					
1	0	1	0					
1	0	1	1					
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1					



This page is for your rough work.

<i>A</i>	<i>B</i>	<i>C</i>							
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
1	1	0							
1	1	1							



# MIPS Reference Data

①



②

OPCODE

/ FMT / FT

/ FUNCT

(Hex)

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 <sub>hex</sub>
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 <sub>hex</sub>
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 <sub>hex</sub>
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c <sub>hex</sub>
Branch On Equal	beq I	$\text{if}(R[rs] == R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne I	$\text{if}(R[rs] != R[rt])$ $PC = PC + 4 + \text{BranchAddr}$	(4) 5 <sub>hex</sub>
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 <sub>hex</sub>
Jump And Link	jal J	$R[31] = PC + 4; PC = \text{JumpAddr}$	(5) 3 <sub>hex</sub>
Jump Register	jr R	$PC = R[rs]$	0/08 <sub>hex</sub>
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs]](7:0)\}$ $+ \text{SignExtImm}(7:0)$	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs]](15:0)\}$ $+ \text{SignExtImm}(15:0)$	(2) 25 <sub>hex</sub>
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	f <sub>hex</sub>
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 <sub>hex</sub>
Nor	nor R	$R[rd] = \sim(R[rs]   R[rt])$	0/27 <sub>hex</sub>
Or	or R	$R[rd] = R[rs]   R[rt]$	0/25 <sub>hex</sub>
Or Immediate	ori I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2a <sub>hex</sub>
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2b <sub>hex</sub>
Shift Left Logical	sll R	$R[rd] = R[rt] << \text{shamt}$	0/00 <sub>hex</sub>
Shift Right Logical	srl R	$R[rd] = R[rt] >> \text{shamt}$	0/02 <sub>hex</sub>
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 <sub>hex</sub>
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 <sub>hex</sub>
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 <sub>hex</sub>
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b <sub>hex</sub>
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 <sub>hex</sub>
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 <sub>hex</sub>

- (1) May cause overflow exception  
 (2)  $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$   
 (3)  $\text{ZeroExtImm} = \{16\{1'b0\}, \text{immediate}\}$   
 (4)  $\text{BranchAddr} = \{4\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$   
 (5)  $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$   
 (6) Operands containing unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair;  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
	31	26 25	21 20	16 15	immediate	
I	opcode	rs	rt			
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

## ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bc1t FI	$\text{if}(FPcond) PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1--
Branch On FP False	bc1t FI	$\text{if}(!FPcond) PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0--
Divide	div R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	0/--/--1a
Divide Unsigned	divu R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	(6) 0/--/--1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/--/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/--/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] op F[ft]) ? 1 : 0$	11/10/--/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} op \{F[ft], F[ft+1]\}) ? 1 : 0$ * (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)	11/11/--/y
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/--/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/--/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/--/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/--/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/--/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/--/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/--/--/1
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/--/--/1
Move From Hi	mfmhi R	$R[rd] = Hi$	0/--/--/10
Move From Lo	mfmlo R	$R[rd] = Lo$	0/--/--/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/--/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/--/--/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/--/--/19
Shift Right Arith.	sra R	$R[rd] = R[rt] >> \text{shamt}$	0/--/--/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/--/--/1
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/--/--/1

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmat	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmat	ft	immediate		
	31	26 25	21 20	16 15		

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$\text{if}(R[rs] < R[rt]) PC = \text{Label}$
Branch Greater Than	bgt	$\text{if}(R[rs] > R[rt]) PC = \text{Label}$
Branch Less Than or Equal	bte	$\text{if}(R[rs] \leq R[rt]) PC = \text{Label}$
Branch Greater Than or Equal	bge	$\text{if}(R[rs] \geq R[rt]) PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.