# Synthesis Tutorial for windows

In this tutorial, we are going to synthesis a full adder and please make sure you have run.tcl and fa.v files and connection to Internet.

#### 1 Putty


Download Putty from the following link:

http://www.chiark.greenend.org.uk/~sgtatham/putty/download.html

Install PuTTY by double clicking the downloaded file.

Double click and open it.

Enter the Host Name as: gauss.poly.edu and click Open





This window should open if you have done everything correct.

Login using your NetID and Password (N number, example: N12345678).

You can use command: Is, to check what is in your root folder

create a project for your project using command: **mkdir EL6463Win** (You can name the folder what ever you want).

```
login as: f1924
f1924@gauss.poly.edu's password:
Last login: Tue Sep 29 18:36:17 2015 from 172.16.15.23
f1924@gauss % ls
cds.lib EL6463Win rc.cmd tcshrc_cadence tcshrc_synopsys
EL6463 libscore_work rc.log tcshrc_mentor tcshrc_xilinx
f1924@gauss %
```

## 2. Copy project files (run.tcl and fa.v)to Guass

Download FileZilla to transfer local files to Gauss.

https://filezilla-project.org/download.php?type=client


After you install it, start FileZilla and Quickconnect to Gauss.

Connection Info:

Host: gauss.poly.edu

Username: NetID

Password: N number (example: N12894649)



Drag run.tcl and fa.v to our project folder: EL6463Win

### 3 Synthesis on Putty

login to Gauss and go to project folder

cd EL6463Win

```
gauss.poly.edu - PuTTY
                                                                                                   root wlec_skip_lvl_check_hier_compare
                  root wlec_verbose
           subdesign allow_csa_subdesign
subdesign allow_sharing_subdesign
subdesign allow_speculation_subdesign
subdesign auto_ungroup_ok
subdesign dp_perform_rewriting_operations
subdesign lp_clock_gating_hierarchical
Send us feedback at rc_feedback@cadence.com.
rc:/> quit
Normal exit.
f1924@gauss % ls
                            rc.cmd tcshrc_cadence tcshrc_synopsys
cds.lib EL6463Win
EL6463 libscore_work rc.log tcshrc_mentor tcshrc_xilinx
f1924@gauss % cd EL6463
EL6463/ EL6463Win/
f1924@gauss % cd EL6463Win/
f1924@gauss % 1s
fa.v run.tcl
f1924@gauss %
```

run synthesis using command:

#### rc -f run.tcl

After finished, you should see the following window

```
gauss.poly.edu - PuTTY
                                                                        ×
        rem buf
        rem inv
                                               0.00
                                               0 ) 0.00
       merge bi
                                    0 /
                                               0 ) 0.00
     rem_inv_qb
       io phase
                                               0 ) 0.00
      gate_comp
      gcomp_mog
      glob_area
                                    0 /
      area_down
                                    0 /
                                               0)
                                                    0.00
 gate deco area
                                                   0.00
       : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fulladder'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
       : The design is 'fulladder'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
       : Default value for -setuphold has changed from split to merge always. S
pecify '-setuphold split' to preserve the behavior of the previous release.
      : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
      : Default value for -recrem has changed from split to merge_always. Spec
ify '-recrem split' to preserve the behavior of the previous release.
rc:/>
```

Quit rc mode using command: exit

### 4. Check synthesis result.

Go to folder build\_3 using command: cd build\_3

```
gauss.poly.edu - PuTTY
                                                                         gate_comp
                                                     0.00
      gcomp_mog
                                     0 /
                                                0 )
                                                     0.00
      glob_area
                                                2)
                                                     0.00
      area down
                                     0 /
                                                0 )
                                                     0.00
  gate deco area
                                                     0.00
                                                0 )
        : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fulladder'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
       : The design is 'fulladder'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
       : Default value for -setuphold has changed from split to merge always. S
pecify '-setuphold split' to preserve the behavior of the previous release.
       : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
       : Default value for -recrem has changed from split to merge_always. Spec
ify '-recrem split' to preserve the behavior of the previous release.
rc:/> exit
Normal exit.
f1924@gauss % 1s
build 3 fa.v fv
                  libscore work rc.cmd rc.log run.tcl
f1924@gauss % cd build 3/
```

There are several files in bulid 3 and open fulladder RTL.v using vim fulladder\_RTL.v

```
gauss.poly.edu - PuTTY
                                                                           gate deco area
                                                     0.00
        : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fulladder'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'fulladder'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge always. S
pecify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge always. Spec
ify '-recrem split' to preserve the behavior of the previous release.
rc:/> exit
Normal exit.
f1924@gauss % ls
build_3 fa.v fv libscore_work rc.cmd rc.log run.tcl f1924@gauss % cd build_3/
f1924@gauss % 1s
fulladder RTL cell.rep
                         fulladder RTL.sdc fulladder RTL timing.rep
fulladder RTL power.rep fulladder RTL.sdf fulladder RTL.v
f1924@gauss %
```

This is the RTL result after synthesis.