
Lecture 1: Introduction and Basic Verilog


EL GY 6463: Advanced Hardware Design


Instructor: Siddharth Garg

The World of Hardware



Hardware "Stack"





System-on-chip (SoC)


1M to > 1 Billion transistors!


How did we get here? Moore's Law

• Gordon Moore predicted in 1965 that the number of transistors that could be "crammed" in a chip would double every 2 years

2012 REPRESENT BCA ESTIMATES

Updated to double every 1.5 years






How Are ICs (chips) Designed

Chips typically have two parts: logic (compute) and memory (store). This class focuses on logic design


At first, chips were designed by hand – custom design

But, as the number of transistors on a chip grew, designing by hand became tedious and error-prone – automated design flow and tools




Our First Example: Full Adder

- Three inputs (A, B, Cin) and two outputs (S, Co)
 - Co = A&B | B&C | C&A (& = and; | = or)
 - S = A ^ B ^ C (Note: ^ = xor)



Verilog Modules

- Building blocks of Verilog designs.
 - Code reuse (like functions in C/C++)
 - Hierarchical structure: modules can be instantiated within modules





- Ports that are used as both inputs and outputs are of type inout. More on that later.
- Inputs and outputs can be reordered.

endmodule

Structural Descriptions

 Describes the gate-level structure of a combinational circuit






- Wire data type
 - used to connect modules
 - Inputs and outputs are of type wire by default
- In-built modules corresponding to major Boolean logic gates
 - and, or, xor, nand, nor, xnor, inv
 - See pp. 161, Table 6.1 of T&M for more


Simulating the Full Adder

- How do you check if the full adder works correctly?
 - Simulate full adder with different inputs

 Design a module that provides inputs (stimuli) and displays outputs from the full adder. This is commonly called a testbench.



Testbenches



wire


Passive.

Drive Strength

reg

Store info. Used to

Simulation Output



Checkpoint

```
module test bench;
reg wire a tb, b tb, cin tb; //will this work?
wire reg sum tb, cout tb; //will this work?
full adder fa(a tb, b tb, cin tb, sum tb, cout tb);
// full adder fa(.a(a tb), .b(b tb), .cin(cin tb),
                 .sum(sum tb), .cout(cout tb));
initial
 begin
    $monitor ($time, "A=%b, B=%b, Cin=%b, Sum=%b, Cout=%b",
                    a tb, b tb ,cin tb, sum tb, cout tb);
       a tb = 0; b tb =0; cin tb = 1;
    #1 a tb = 1;
    #2 cin tb = 0;
end
endmodule
```

	wire	reg
Drive Strength	Passive. Driven by reg.	Store info. Used to drive wires
Connect to module inputs	Yes	Yes
Connect to module outputs	Yes	No
LHS in initial block	No	Yes

In-class Exercise #1

• Problem 1.16 (modified) from T&M.

It is worth buying hotdogs (**Hot_H**) a weekday (**Week_H**) whenever it is lunchtime (**Lunch_H**) or after midnight (**Midnight_H**), but only if none of your professors are swimming in the pool (**No_Profs_H**). You always buy hotdogs on weekends!

Hot_H: asserted if you should buy hotdogs

Week_H: asserted if it is a weekday

Lunch_H: asserted during lunch hour

Midnight_H: asserted if after midnight

No_Profs_H: asserted if no profs swimming

Write a Verilog module **buy_hotdog** that helps you decide whether to buy a hotdog or not.

My Solution

```
module buy hotdog ( input week_h, input lunch_h,
                    input midnight h, input no profs h, output hot h);
wire 1ch mnght h, 1ch mnght noprofs h, buy_wkday, not_wkday;
or o1 (1ch mnght h, lunch h, midnight h);
and a1 (lch_mnght_noprofs_h, lch_mnght_h, no_profs_h);
and a2 (buy wkday, 1ch mnght noprofs h, week h);
not n1 (not wkday, week h);
or o2 (hot h, buy wkday, not wkday);
endmodule
```

Other gate types: nand, nor, xor, xnor

Behavioral Description

 Alternatively, we can specify the Boolean logic equations that represent the combinational circuit

	wire	reg
Drive Strength	Passive. Driven by reg.	Store info. Used to drive wires
Connect to module inputs	Yes	Yes
Connect to module outputs	Yes	No
LHS in <i>initial</i> block	No	Yes
LHS in assign	Yes	No

```
module full_adder_bhv ( input a, input b, input cin, output sum, output cout);

Continuous assign updates the value of LHS any time the RHS variables change.

LHS can only be of type wire. Illegal to use inside initial block.

assign sum = a ^ b cin;

Boolean xor operator

assign cout = (a&b) (b&cin) | (cin&a);

endmodule Bitwise or operator Bitwise and operator
```

Testbench for Behavioral Description

Behavioral description can be swapped in seamlessly!

```
module test bench;
reg a tb, b tb, cin tb;
wire sum tb, cout tb;
full adder bhy fa(a_tb, b_tb, cin_tb, sum_tb, cout_tb);
initial
  begin
    $monitor ($time, "A=%b, B=%b, Cin=%b, Sum=%b, Cout=%b",
                     a tb, b tb ,cin tb, sum tb, cout tb);
       a tb = 0; b tb =0; cin tb = 1;
    #1 a tb = 1;
    #2 cin tb = 0;
end
endmodule
```

In-class Exercise #2

• Problem 1.16 (modified) from T&M.

It is worth buying hotdogs (**Hot_H**) on a weekday (**Week_H**) whenever it is lunchtime (**Lunch_H**) or after midnight (**Midnight_H**), but only if none of your professors are swimming in the pool (**No_Profs_H**). You always buy hotdogs on weekends!

Hot_H: asserted if you should buy hotdogs

Week_H: asserted if it is a weekday

Lunch_H: asserted during lunch hour

Midnight_H: asserted if after midnight

No_Profs_H: asserted if no profs swimming


Write a behavioral Verilog module buy_hotdog that helps you decide whether to buy a hotdog or not. How many lines of code did you save!?

My Solution

Precedence rules in book, but note that it's always better to use ().

Procedural Description

- Allows the functionality using a step-by-step procedure
 - Like C code



But remember....

• When using an always @ block to specify combinational logic, check for the following:

1) Rule 1: All inputs that the output depends on must be specified. In the previous example, the following will not work

2) Rule 2: always make sure the outputs are set to a value for every possible combination of inputs

Rule 2: Example

```
always @ (a, b) begin
  if (a==0 && b==0) begin
    sum = 1;
  end
  if (a==0 && b==1) begin
    sum = 0;
  end
end
```

But what happens when a=1 and b=1? Since sum is not assigned a value and is of type reg, it will "remember" the value from the last time it was assigned. That will depend on the previous values of a and b. But combinational logic just depends on current values!

In-class Exercise #3

• Problem 1.16 (modified) from T&M.

It is worth buying hotdogs (**Hot_H**) on a weekday (**Week_H**) whenever it is lunchtime (**Lunch_H**) or after midnight (**Midnight_H**), but only if none of your professors are swimming in the pool (**No_Profs_H**). You always buy hotdogs on weekends!

Hot_H: asserted if you should buy hotdogs

Week_H: asserted if it is a weekday

Lunch_H: asserted during lunch hour

Midnight_H: asserted if after midnight

No_Profs_H: asserted if no profs swimming

Write a procedural Verilog module buy_hotdog that helps you decide whether to buy a hotdog or not. How many lines of code did you save!?

My Solution


```
module buy_hotdog ( input week_h, input lunch_h,
                    input midnight_h, input no_profs_h, output reg hot_h);
always @(*) begin
   hot h = 0;
   if (week h == 0) begin
        if ((midnight_h | lunch_h) & (~no_profs_h))
                hot h=1;
   end
   else
        hot h = 1;
end
endmodule
```

Finite State Machines: Introduction

- Combinational logic: output depends on the current input only
- Finite State Machine: output depends on input and current state

Example: what is my current speed?

- Given only speedometer reading s(t): output = s(t)
- Given only accelerometer reading a(t):



But is this a finite state machine? Why or why not?

FSM: Formal Model


- A finite set of *states: S*
 - An initial state: $s_0 \in S$
- A finite set of *inputs:* Σ
- A finite set of outputs: Γ
- A state transition function $\delta: S \times \Sigma \rightarrow S$
- An output function ω
 - Moore machine $\omega: S \to \Gamma$ —Output depends only on current state
 - Mealy machine $\odot: S \times \Sigma \to D$ Output depends on current state and input

FSM Example: Edge Detector

Goal: detect 0->1 and 1->0 transitions in a sequence of inputs.
 Output a 1 when a transition occurs, zero otherwise.

Input: 00101111100001000

Output: 00111000010001100




- states S = {START, AT_1, AT_0, EDGE_10, EDGE_01}
 - Initial state: $s_0 = START$
- *Inputs* $\Sigma = \{0,1\}$


• *Outputs* $\Gamma = \{0,1\}$

Is this a Mealy or a Moore machine?

Clocked Implementation of a Moore FSM



Flip-flops in Verilog



If reset = 1, output Q = 0.

- Asynchronous: Q = 0 as soon as reset becomes 1
- Synchronous: Q = 0 at next positive edge


D Flip-flop with Asynchronous Reset.

```
module dff ( input D, input reset,
                input clock, output reg Q);
                when clock transitions from 0 to 1
            (posedge clock, (posedge reset) begin
always @
  if (reset)
                           or reset transitions from 0 to 1
  else
                         Non-blocking assignment
        \leq D;
                         (remember that = is a blocking
end
                         assignment)
                         Rule of thumb: use non-blocking
endmodule
                         when always block is edge
                         triggered. More on this later.
```

What about synchronous reset?

Edge Detector FSM in Verilog

- Let's implement the sequential portion first
 - At positive clock edge, current state <= next state




```
module edge detect (input in, input clock, input reset, output reg out);
             Three bits. Why?
reg([2:0])current state, next state;
(localparam)START = 0, AT 1 = 1, AT 0 = 2, EDGE 10 = 3, EDGE 01 = 4;
//10calparam START = 3'b000, AT 1 = 3'b001, AT 2 = (3'b)10
always @ (posedge clock, posedge reset) begin
  if (reset)
                                                      Three bits.
     current state <= START;</pre>
  else
     current state <= next state;</pre>
end
endmodule
```

Edge Detector FSM in Verilog

Now let's implement the next state and output logic

```
module edge detect (input in, input clock, input reset, output reg out);
       // sequential code from previous slide
       always @ (current state, in) begin //always @ (*)
         out = 0;
         next state = current state;
         case (current state)
                                                                       AT_1
                                                                                 EDGE_10
           START: if (in) next state = AT 1;
                  else next state = AT 0;
Similar to C
                                                             START
         AT 1: if (~in) next state = EDGE 10;
case
         AT 0: if (in) next state = EDGE 01;
statement
                                                                                 EDGE_01
                                                                       AT_0
           EDGE 10: begin
                       out = 1:
                       if (in) next state = EDGE 01;
   Current state = 5,6,7
                      else next state = AT 0;
                     end
           EDGE_01: //DO THIS
          default: begin out = (1'bX) next state = 3'bX; end
                                    X: don't care
         endcase
       end
```


Simulation Output



```
VSIM 61> run
                    0 in=0, clock=0, reset=0, out=x
                    20 in=0, clock=1, reset=0, out=x
                    40 in=0, clock=0, reset=0, out=x
                    50 in=0, clock=0, reset=1, out=0
                    60 in=0, clock=1, reset=1, out=0
                    80 in=0, clock=0, reset=1, out=0
                   100 in=0, clock=1, reset=1, out=0
                  120 in=0, clock=0, reset=0, out=0
                  140 in=0, clock=1, reset=0, out=0
                  160 in=0, clock=0, reset=0, out=0
                  180 in=0, clock=1, reset=0, out=0
                   200 in=1, clock=0, reset=0, out=0
                   220 in=1, clock=1, reset=0, out=1
                   240 in=1, clock=0, reset=0, out=1
                   260 in=1, clock=1, reset=0, out=0
                   280 in=1, clock=0, reset=0, out=0
```

Mealy Machine


• Mealy machine: output depends on state and input



Direct path between inputs and outputs that does not pass through a flip-flop

- Pros:
 - Fewer states
 - Output more "responsive" to input
- Cons:
 - Unstable outputs
 - Cascading Mealy machines?

Mealy Machine: Verilog Implementation




```
module edge detect ( input in, input clock,
                      input reset, output reg
out);
reg ([1:0]) current state, next state;
localparam START = 0, AT 1 = 1, AT 0 = 2;
always @ (posedge clock, posedge reset) begin
  if (reset)
     current state <= START;</pre>
  else
     current state <= next state;</pre>
end
endmodule
```

Mealy Machine: Verilog Implementation


```
module edge_detect (input in, input clock, input reset, output reg out);
// sequential code from previous slide
always @ (current state, in) begin //always @ (*)
  out = 0;
  next state = current state;
  case (current state)
    START: if (in) next state = AT 1;
                                                                AT_1
           else next state = AT 0;
                                                        1/0
    AT 1: begin
             if (~in) begin
                                                             0/1
                                                                     1/1
                                             RESET/0
                out = 1:
                                                   START
                next state = AT 0;
             end
                                                         0/0
                                                                AT_0
           end
           //DO THIS
   AT 0:
   default:
endcase
end
endmodule
```

Simulation Output



```
VSIM 68> run
                    0 in=0, clock=0, reset=0, out=x
                    20 in=0, clock=1, reset=0, out=x
                    40 in=0, clock=0, reset=0, out=x
                    50 in=0, clock=0, reset=1, out=0
                    60 in=0, clock=1, reset=1, out=0
                    80 in=0, clock=0, reset=1, out=0
                   100 in=0, clock=1, reset=1, out=0
                   120 in=0, clock=0, reset=0, out=0
                  140 in=0, clock=1, reset=0, out=0
                  160 in=0, clock=0, reset=0, out=0
                   180 in=0, clock=1, reset=0, out=0
                   200 in=1, clock=0, reset=0, out=1
                   220 in=1, clock=1, reset=0, out=0
                   240 in=1, clock=0, reset=0, out=0
                  260 in=1, clock=1, reset=0, out=0
                   280 in=1, clock=0, reset=0, out=0
```


Blocking Vs. Non-blocking Assignments



```
// combinational part
always @(cs1, cs2) begin
    ns1 = cs & cs2;
    ns2 = cs1 | cs2;
end
//sequential part
always @ (posedge clock) begin
    cs1 <= ns1;
    cs2 <= ns2;
end</pre>
```

OR

Blocking Vs. Non-blocking Assignments



```
// combinational and sequential part
always @(posedge clock) begin
    cs1 = cs & cs2;
    cs2 = cs1 | cs2;
end
// Blocking assignments operate in sequence.
// So first cs1 will become 0 (1&0).
// Now both cs1 and cs2 are 0.
// The next statement executes, and cs2 remains zero.
```

OR



Module Hierarchy

4-bit adder using full adders

```
module adder (input a, input b, input cin, output sum, output cout);
wire w1, w2, w3, w4, w5;
and a1 (w1, a, b),
    a2 (w2, b, cin),
    a3 (w3, a, cin);
or o1 (w4, w1, w2),
    o2 (cout, w4, w3);
xor x1 (w5, a, b),
    x2 (sum, cin, w5);
endmodule
```

Blocking vs. non-blocking assignment

Assume we want to swap the contents of registers a and b

```
module swap;
reg a, b;
initial begin
  a = 0;
  b = 1;
 #1 a = b; //a=1
b = a; //b=1 8
end
endmodule
```

```
Blocking assignments operate in sequence
```

```
module swap;
reg a, b, temp;
initial begin
  a = 0;
  b = 1;
  #1 \text{ temp} = a; //\text{temp} = 0
  a = b; //a=1
  b = temp; //b=0 \odot
end
endmodule
```

```
module swap;
reg a, b;
initial begin
  a \le 0;
  b \le 1:
  \#1 \ a \le b; \ //a=1 \ Works!!
  b \le a; //b=0 \odot
end
endmodule
```

Verilog Basics:

- Verilog provides several ways in which the full adder module can be specified
 - Structural: gate level structure
 - Behavioral: Boolean logic equations that describe functionality
 - Procedural: a step-by