```
#-----
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 11 18:00:07 2020
# Process ID: 14012
# Current directory: C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.runs/synth 1
# Command line: vivado.exe -log tx top.vds -product Vivado -mode batch -messageDb
vivado.pb -notrace -source tx top.tcl
# Log file: C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.runs/synth 1/tx top.vds
# Journal file: C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.runs/synth 1\vivado.jou
#-----
source tx top.tcl -notrace
Command: synth design -top tx top -part xc7a35ticpg236-1L
Starting synth design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth design using a maximum of 2
processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11184
Starting RTL Elaboration: Time (s): cpu = 00:00:07; elapsed = 00:00:08. Memory
(MB): peak = 1021.457; gain = 0.000
INFO: [Synth 8-6157] synthesizing module 'tx top'
[C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.srcs/sources 1/new/tx top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'debounce'
[C:/Users/noahh/Desktop/debounce.sv:15]
INFO: [Synth 8-6157] synthesizing module 'mod counter'
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
   Parameter MOD VALUE bound to: 500000 - type: integer
   Parameter BIT NUMBER bound to: 19 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'mod counter' (1#1)
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1)
[C:/Users/noahh/Desktop/debounce.sv:15]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab 9/tx/tx.srcs/sources 1/new/tx.sv:16]
```

```
INFO: [Synth 8-6157] synthesizing module 'mod counter parameterized0'
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
   Parameter MOD VALUE bound to: 5208 - type: integer
   Parameter BIT NUMBER bound to: 13 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'mod counter parameterized0' (2#1)
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'mod counter parameterized1'
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
   Parameter MOD VALUE bound to: 8 - type: integer
   Parameter BIT NUMBER bound to: 3 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'mod counter parameterized1' (2#1)
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/mod counter.sv:16]
INFO: [Synth 8-155] case statement is not full and has no default
[C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab 9/tx/tx.srcs/sources 1/new/tx.sv:5
INFO: [Synth 8-6155] done synthesizing module 'tx' (3#1)
[C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab 9/tx/tx.srcs/sources 1/new/tx.sv:1
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentControl'
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/SevenSegmentControl.sv:12]
   Parameter COUNT BITS bound to: 17 - type: integer
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentControl' (4#1)
[C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab7/Stopwatch/Stopwatch.srcs/sources 1/new/SevenSegmentControl.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'tx top' (5#1)
[C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.srcs/sources 1/new/tx top.sv:12]
Finished RTL Elaboration: Time (s): cpu = 00:00:09; elapsed = 00:00:10. Memory
(MB): peak = 1021.457; gain = 0.000
Start Handling Custom Attributes
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11
. Memory (MB): peak = 1021.457; gain = 0.000
Finished RTL Optimization Phase 1: Time (s): cpu = 00:00:10; elapsed = 00:00:11.
Memory (MB): peak = 1021.457; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00.007. Memory
```

```
INFO: [Project 1-570] Preparing netlist for logic optimization
Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.srcs/constrs 1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.srcs/constrs 1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading
constraint file [C:/Users/noahh/Documents/Vivado/Ecen 220/Labs/Lab
9/tx/tx.srcs/constrs 1/new/constraints.xdc]. These constraints will be ignored for
synthesis but will be used in implementation. Impacted constraints are listed in the
file [.Xil/tx top propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in
[.Xil/tx top propImpl.xdc] to another XDC file and exclude this new file from
synthesis with the used in synthesis property (File Properties dialog in GUI) and
re-run elaboration/synthesis.
Completed Processing XDC Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00. Memory
(MB): peak = 1021.457; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Constraint Validation Runtime : Time (s): cpu = 00:00:00; elapsed = 00:00:00.028 .
Memory (MB): peak = 1021.457; gain = 0.000
Finished Constraint Validation: Time (s): cpu = 00:00:17; elapsed = 00:00:20.
Memory (MB): peak = 1021.457; gain = 0.000
______
Start Loading Part and Timing Information
Loading part: xc7a35ticpg236-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed =
00:00:20 . Memory (MB): peak = 1021.457 ; gain = 0.000
______
Start Applying 'set property' XDC Constraints
______
Finished applying 'set property' XDC Constraints : Time (s): cpu = 00:00:18;
elapsed = 00:00:20 . Memory (MB): peak = 1021.457; gain = 0.000
```

(MB): peak = 1021.457; gain = 0.000

```
INFO: [Synth 8-802] inferred FSM for state register 'cs reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'tx'
                 State |
                                           New Encoding |
Previous Encoding
                    s0 |
                                                     00 |
      00
                    s1 |
                                                     01 |
      01
                    s2 |
                                                     10 |
      10
                    s3 |
                                                     11 |
      11
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding
'sequential' in module 'debounce'
                 State |
                                           New Encoding |
Previous Encoding
                                                 000001 |
                  IDLE |
     000
                                                 000010 |
                 START |
     001
                                                 000100 |
                  BITS |
     010
                                                 001000 |
                   PAR |
     011
                  STOP |
                                                 010000 |
     100
                   ACK |
                                                 100000 |
     101
INFO: [Synth 8-3354] encoded FSM with state register 'cs reg' using encoding
'one-hot' in module 'tx'
   Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:18; elapsed = 00:00:20.
Memory (MB): peak = 1021.457; gain = 0.000
```

```
Start RTL Component Statistics
Detailed RTL Component Info:
+---Adders :
     2 Input 3 Bit Adders := 1
+---XORs :
               8 Bit
                     Wide XORs := 1
+---Registers :
               3 Bit Registers := 1
               1 Bit
                    Registers := 3
+---Muxes :
     6 Input
            6 Bit
                      Muxes := 1
     2 Input
            6 Bit
                      Muxes := 7
     4 Input
            4 Bit
                      Muxes := 2
     2 Input
             4 Bit
                      Muxes := 1
            2 Bit
     4 Input
                      Muxes := 1
            2 Bit
     2 Input
                      Muxes := 6
     4 Input
             1 Bit
                      Muxes := 2
     2 Input
                       Muxes := 3
             1 Bit
     6 Input
             1 Bit
                       Muxes := 2
Finished RTL Component Statistics
Start Part Resource Summary
______
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
______
Finished Part Resource Summary
______
Start Cross Boundary and Area Optimization
______
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed =
00:00:24 . Memory (MB): peak = 1021.457; gain = 0.000
Start Applying XDC Timing Constraints
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed =
00:00:34 . Memory (MB): peak = 1021.457 ; gain = 0.000
```

```
Start Timing Optimization
Finished Timing Optimization: Time (s): cpu = 00:00:32; elapsed = 00:00:35.
Memory (MB): peak = 1021.457; gain = 0.000
Start Technology Mapping
Finished Technology Mapping: Time (s): cpu = 00:00:32; elapsed = 00:00:35. Memory
(MB): peak = 1021.457; gain = 0.000
Start IO Insertion
_____
Start Flattening Before IO Insertion
Finished Flattening Before IO Insertion
Start Final Netlist Cleanup
Finished Final Netlist Cleanup
Finished IO Insertion: Time (s): cpu = 00:00:37; elapsed = 00:00:40. Memory (MB):
peak = 1021.457 ; gain = 0.000
Start Renaming Generated Instances
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed =
00:00:40 . Memory (MB): peak = 1021.457 ; gain = 0.000
Start Rebuilding User Hierarchy
Finished Rebuilding User Hierarchy: Time (s): cpu = 00:00:37; elapsed = 00:00:40.
```

```
Memory (MB): peak = 1021.457; gain = 0.000
Start Renaming Generated Ports
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 .
Memory (MB): peak = 1021.457; gain = 0.000
Start Handling Custom Attributes
_____
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40
. Memory (MB): peak = 1021.457; gain = 0.000
______
______
Start Renaming Generated Nets
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 .
Memory (MB): peak = 1021.457; gain = 0.000
______
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
+----+
    |Cell
          |Count |
+----+
| 1
    |BUFG
               1 |
| 2
    |CARRY4 |
              14|
| 3
    |LUT1
               3 |
| 4
    |LUT2
               4 |
| 5
     |LUT3
               6 |
| 6
    |LUT4
              20|
| 7
     |LUT5
              4 |
|8
              13|
     |LUT6
| 9
     |MUXF7
               1 |
```

```
|12
      |IBUF
                   11 |
|13
      |OBUF
                   14|
              +----+
Finished Writing Synthesis Report: Time (s): cpu = 00:00:37; elapsed = 00:00:40.
Memory (MB): peak = 1021.457; gain = 0.000
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime: Time (s): cpu = 00:00:26; elapsed = 00:00:38.
Memory (MB): peak = 1021.457; gain = 0.000
Synthesis Optimization Complete: Time (s): cpu = 00:00:38; elapsed = 00:00:41.
Memory (MB): peak = 1021.457; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00.003. Memory
(MB): peak = 1021.457; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00. Memory
(MB): peak = 1021.457; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth design completed successfully
synth design: Time (s): cpu = 00:00:46; elapsed = 00:01:06. Memory (MB): peak =
1021.457; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/noahh/Documents/Vivado/Ecen
220/Labs/Lab 9/tx/tx.runs/synth 1/tx top.dcp' has been generated.
INFO: [runtcl-4] Executing: report utilization -file tx top utilization synth.rpt
-pb tx top utilization synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 18:01:19 2020...
```

|10

|11

| FDRE

| FDSE

62 |

1 |