

**From:** Charles Noah Lutz  
**Partner:** Mitchell Darnell  
**To:** Colin Bussert  
**Date:** Performed: 11/01/18; Due: 11/08/18  
**Subject:** Lab #04

The goal of this exercise was to build a differential amplifier using a MOSFET diff-pair with a PMOS current mirror load. The circuit was constructed and analyzed both in-lab and using PSPICE.

Figure 1 shows the differential amplifier that was built during this lab.



1

Table 1: DC bias point hand calculations

Variable	Value
$I$	4 mA
$I_{D1,2,3,4}$	2 mA
$V_{GS1,2}$	3.3803 V

This circuit was built in PSPICE and simulated to find the bias point. This can be seen in Figure 2.




Figure 2: Simulated DC bias point

Another important thing to look at when building a differential amplifier is the differential gain. The reason that a PMOS current mirror is used as a load for the diff-pair is because it effectively doubles the double-ended output gain when compared to using resistors as a load. This means that the single-ended output can then be used without losing any gain. The equation for this differential amplifiers single-ended gain can be seen in Equation 1.

$$A_d = gm(r_{o2} || r_{o4} || R_L) \quad (1)$$

The differential gain that was calculated for this differential amplifier was 33.33 V/V.

Another important value to look at is the common mode gain. This value shows how much DC

input makes it to the output and can be used when calculating an amplifier's common mode rejection ratio (CMRR). Equation 2 shows the equation used to calculate the common mode gain and Equation 3 shows the equation used to calculate CMRR.

$$A_{CM} = -\frac{V_o}{V_{CM}} = -\frac{1}{2g_{m3}r_{o3}} \quad (2)$$

$$CMRR = \frac{A_d}{A_{CM}} \quad (3)$$

The common mode gain for this circuit was calculated to be 34.7 mV/V. Using this value in the CMRR equation, a CMRR of 959.166 is found.

The reason that the common mode gain matters is because, often a DC value has to be applied to both inputs in order to keep the transistors in the circuit in saturation. In an ideal case, the differential amplifier would filter this out, but this value needs to be taken into account in order to accurately model a real amplifier. Equation 4 shows the minimum common mode voltage required in order to keep all transistors in saturation.

$$V_{CM,min} = V_{SS} + V_{GS} + V_{CS,min} \quad (4)$$

The minimum common mode voltage required for this circuit was found to be 1.18 V.

PSPICE simulations were run to find the differential and common mode gains. Two slightly different circuits were used to find these values and are shown in Figures 3 and 4.




Figure 3: PSPICE circuit used to find differential gain




Figure 4: PSPICE circuit used to find common mode gain

Figures 5 and 6 show the graph of the output voltage showing the peak to peak values. Since both circuits used inputs of 20 mV peak-peak, both the differential and common mode gain can be calculated.




Figure 5: PSPICE differential voltage output




Figure 6: PSPICE common mode voltage output

Using the above graphs, the differential gain was found to be 14.27 V/V and the common mode gain was found to be 92.6 mV/V. Using these two values found during simulation, the simulated CMRR can be calculated and was found to be 154.07.

It makes sense that these values are not exactly what was calculated earlier because the PSPICE simulation takes into account factors like channel length modulation that the above calculations did not.

### 3 Results and Discussion

The next step in this lab exercise was building the circuits using two CD4007 packages and a breadboard. First, the current source was built and tested to verify that it would supply 4 mA. Then the NMOS differential pair with PMOS current mirror load was built.

The first thing that was measured was the DC bias point in order to verify that the circuit was properly configured. Table 2 shows the DC bias point values.

Table 2: Experimental DC bias point

Transistor	$V_{GS}(V)$
$Q_1$	3.987
$Q_2$	3.865

The circuit was then connected to an oscilloscope and a waveform generator to apply input and measure the output. Just as in the simulation, two slightly different circuits were tested, one for the differential gain and the other for the common mode gain. The scope output for both circuits can be seen in Figures 7 and 8.




Figure 7: Oscilloscope differential input vs. output




Figure 8: Oscilloscope common mode input vs. output

Using the figures above, the differential and common mode gain can be calculated along with the CMRR. For both figures Channel 1 shows the output and Channel 2 shows input. The experimentally found values for differential and common mode gain can be seen in Table 3.

Table 3: Experimental Gain

Variable	Value
$A_d$	17.12 V/V
$A_{CM}$	71.29 mV/V
CMRR	240.09

Again, it makes sense that these values are slightly off from what was calculated and simulated, as there are effects that were not taken into account during calculation or slight variations in the different transistors that were used in-lab.

Tables, graphs, equations, and prose should be used to convey all of the results in an easy-to-follow format. Details should be provided to explain how the experimental results were obtained. The text should explain any knowledge and/or information gained by performing the experiment. All questions posed in the laboratory handout and/or by the TAs in lab should be answered.

All plots must be created using a software package (e.g. EXCEL or MATLAB). Tables and equations must not be hand drawn. Be sure to include comparisons between theoretical, simulation, and hardware results, as well as comparison to design specifications where appropriate.

## 4 Conclusion

The goal of this lab was to build a differential amplifier using an NMOS simple current source (same one as Lab 3), an NMOS differential pair with a PMOS current mirror load. The differential amplifier was simulated and built in-lab and measured and compared to find the differential gain, common mode gain, and CMRR rating.

All the values that were found during hand calculation, simulation and in-lab experimentation, while they did not all match exactly, made sense as many of the calculations performed by hand did not take different effects such as channel length modulation or the body effect into account. Also the transistors used in-lab could have had some variability that could cause them to be slightly unmatched, skewing the results.