

Name: Mulia Widjaja

# Homework #7

1.

	Present State	Next State		Output
		W=0	W=1	
	$y_2 y_1$	$y_2 y_1$	$y_2 y_1$	
A	0 0	1 0	1 1	0
B	0 1	0 1	0 0	0
C	1 0	1 1	0 0	0
D	1 1	1 0	0 1	1

State Table:

Present State	Next state		Output
	W=0	W=1	
	$y_2 y_1$	$y_2 y_1$	
A	C	D	0
B	B	A	0
C	D	A	0
D	C	B	1

One-hot encoding:

State - Assigned Table (New):

	Present State	Next state		Output
		W=0	W=1	
	$y_4 y_3 y_2 y_1$	$y_4 y_3 y_2 y_1$	$y_4 y_3 y_2 y_1$	
A	0 0 0 1	0 1 0 0	1 0 0 0	0
B	0 0 1 0	0 0 1 0	0 0 0 1	0
C	0 1 0 0	1 0 0 0	0 0 0 1	0
D	1 0 0 0	0 1 0 0	0 0 1 0	1

(cont.)

1. Synthesize a circuit (using truth table):

$W y_2 y_1$	$y_2 y_1$
0 0 0	1 0
0 0 1	0 1
0 1 0	1 1
0 1 1	1 0
1 0 0	1 1
1 0 1	0 0
1 1 0	0 0
1 1 1	0 1

$y_2$ :

$y_1 \backslash W y_2$	00	01	11	10
0	1	1	0	1
1	0	1	0	0

$y_1$ :

$y_1 \backslash W y_2$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$y_2 = \overline{W} y_2 + \overline{y_1} y_2 = \overline{W} y_2 + \overline{y_1 + y_2}$$

$$y_1 = \overline{W} \overline{y_2} y_1 + \overline{W} y_2 \overline{y_1} + W y_2 y_1 + W \overline{y_2} \overline{y_1}$$

$$= \overline{W} (y_2 \oplus y_1) + W (\overline{y_2 \oplus y_1})$$

$$= W \oplus y_2 \oplus y_1$$

$$z = y_2 y_1$$



(Cont.)

1.

