


SANTA CLARA UNIVERSITY	ELEN 115 Spring 2023	Shoba Krishnan
Laboratory #5: Diode Rectifiers Noble Huang (Mulia Widjaja)		

PRE-LAB


- For the diode circuit shown in Figure 1, consider the diode to be ideal. The input voltage v_I given to the circuit is a sinusoid with a peak value of 10V.

For the circuit


- Derive the expression for the transfer characteristic v_{OUT} versus v_I for the circuit.




- Plot the transfer characteristic v_{OUT} versus v_I indicating the values of all significant points and the values of the slopes of all segments.



LTSpice Version:




- Draw the corresponding output voltage v_{OUT} vs. time for two cycles of the the input v_I




If $V_{in} \leq 0$:
 then $V_{out} = 0$ → Effect on $V_{out}(t)$:
 V_{out} : Clipped at 0 V,
 instead of going all the way down to -10 V


$V_{out} = 10 \sin(\omega t)$? $V_{in} \geq 0$: 0 (ternary operator)



LTSpice Version:



(d) Find the peak diode current.



(*) : V_{D1} appears to be unknown


Peak Diode current

$$= \frac{V_{IN} - V_{D1}}{R_1} \rightarrow \text{"peak": Must use } V_{in} \text{ at peak}$$

$$= \frac{10 - V_{D1}}{10000} (*)$$

(e) Find the maximum reverse voltage seen by the diode.


Figure 1




2. If a capacitor is connected **instead of** the resistor R1 in Figure 1, draw the corresponding output voltage v_{OUT} vs. time for two cycles of the the input v_I .



LTSpice Version:



3. If a capacitor is connected **in parallel with** the resistor R1 in Figure 1, draw the corresponding output voltage v_{OUT} vs. time for two cycles of the the input v_I .



LTSpice Version:

