### NOVA Microhypervisor Interface Specification

Udo Steinberg udo@hypervisor.org

June 23, 2014



Copyright © 2006–2011 Udo Steinberg, Technische Universität Dresden Copyright © 2012–2013 Udo Steinberg, Intel Corporation Copyright © 2014 Udo Steinberg, FireEye, Inc.

This specification is provided "as is" and may contain defects or deficiencies which cannot or will not be corrected. The author makes no representations or warranties, either expressed or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement that the contents of the specification are suitable for any purpose or that any practice or implementation of such contents will not infringe any third party patents, copyrights, trade secrets or other rights.

The specification could include technical inaccuracies or typographical errors. Additions and changes are periodically made to the information therein; these will be incorporated into new versions of the specification, if any.

### **Contents**

	Introduction			
1 System Architecture				
ı	Basic Abstractions	3		
	Duois / Iboli dollo lio	Ŭ		
2		4		
	2.1 Protection Domain	4		
	2.2 Execution Context			
	2.3 Scheduling Context			
	2.4 Portal			
	2.5 Semaphore	5		
3	Mechanisms	6		
3	3.1 Scheduling	6		
	3.2 Communication	6		
	3.3 Exceptions and Intercepts			
	3.4 Interrupts	<i>7</i>		
	3.5 Capability Delegation			
	3.6 Capability Revocation			
	3.7 Device Assignment			
	5.7 Device Assignment	0		
Ш	Application Programming Interface	9		
4	Data Types	10		
	4.1 Capability	10		
	4.1.1 Null Capability	10		
	4.1.2 Memory Capability	10		
	4.1.3 Port I/O Capability	10		
	4.1.4 Object Capability	10		
	4.1.5 Reply Capability	12		
	4.2 Capability Selector	12		
	4.3 Capability Range Descriptor	13		
	4.3.1 Null Capability Range Descriptor	13		
	4.3.2 Memory Capability Range Descriptor	13		
	4.3.3 Port I/O Capability Range Descriptor	13		
	4.3.4 Object Capability Range Descriptor	13		
	4.4 Message Transfer Descriptor	14		
	4.5 Quantum Priority Descriptor			
	4.6 User Thread Control Block	15		
	4.6.1 Header Area	15		
	160 B. A			

5	Hypercalls 18					
	5.1	Definitions	18			
	5.2	Communication	19			
		5.2.1 Call	19			
		5.2.2 Reply	20			
	5.3	Capability Management	21			
		5.3.1 Create Protection Domain	21			
		5.3.2 Create Execution Context	22			
		5.3.3 Create Scheduling Context	23			
		5.3.4 Create Portal	24			
		5.3.5 Create Semaphore	25			
		5.3.6 Revoke Capability Range	26			
		5.3.7 Lookup Capability Range	27			
	5.4	Execution Control	28			
		5.4.1 Execution Context Control	28			
		5.4.2 Scheduling Context Control	29			
		5.4.3 Portal Control	30			
		5.4.4 Semaphore Control	31			
	5.5	Device Control	32			
		5.5.1 Assign PCI Device	32			
		5.5.2 Assign Global System Interrupt	33			
		5.5.2 Though Global bystem interrupt				
6	Boo	ting	34			
	6.1	Root Protection Domain	34			
		6.1.1 Resource Access	34			
		6.1.2 Initial Configuration	34			
	6.2	Hypervisor Information Page	35			
		71				
IV	Ap	plication Binary Interface	39			
7	ABI	x86-32	40			
	7.1	Addressable Memory	40			
	7.2	Initial State	40			
	7.3	Event-Specific Capability Selectors	40			
	7.4	UTCB Data Area Layout	44			
	7.5	Message Transfer Descriptor	46			
	7.6	Calling Convention	47			
8	ABI	x86-64	52			
	8.1	Addressable Memory	52			
	8.2	Initial State	52			
	8.3	Event-Specific Capability Selectors	52			
	8.4	UTCB Data Area Layout	56			
	8.5	Message Transfer Descriptor	59			
	8.6	Calling Convention	60			
	_		<b>.</b> -			
V	Ap	Appendix 6				
A	Acronyms 66					
B Bibliography						

C Console 69

D Download 70

### **Notation**

Throughout this document, the following symbols are used:

- Indicates that the value of this parameter or field is **undefined**. Future versions of this specification may define a meaning for the parameter or field.
- \_ Indicates that the value of this parameter or field is **ignored**. Future versions of this specification may define a meaning for the parameter or field.
- $\equiv$  Indicates that the value of this parameter or field is **unchanged**. The microhypervisor will preserve the value across hypercalls.



# Part I Introduction

### 1 System Architecture

The NOVA OS Virtualization Architecture facilitates the coexistence of multiple legacy guest operating systems and a multi-server user environment on a single platform [4]. The core system leverages virtualization technology provided by recent x86 platforms and comprises the Microhypervisor and one or more Virtual-Machine Monitors (VMMs).




Figure 1.1: System Architecture

Figure 1.1 shows the structure of the system. The microhypervisor is the only component running in privileged root/kernel mode. It isolates the user-level servers, including the virtual-machine monitor, from one another by placing them in different address spaces in unprivileged root/user mode. Each legacy guest operating system runs in its own virtual-machine environment in non-root mode and is therefore isolated from the other components.

Besides isolation, the microhypervisor also provides mechanisms for partitioning and delegation of platform resources, such as CPU time, physical memory, I/O ports and hardware interrupts and for establishing communication paths between different protection domains.

The virtual-machine monitor handles virtualization faults and implements virtual devices that enable legacy guest operating systems to function in the same manner as they would on bare hardware. Providing this functionality outside the microhypervisor in the VMM considerably reduces the size of the trusted computing base for the multi-server user environment and for applications that do not require virtualization support.

The architecture and interfaces of the VMM and the multi-server user environment are not described in this document.

## Part II Basic Abstractions

### 2 Kernel Objects

### 2.1 Protection Domain

- 1. The Protection Domain (PD) is a unit of protection and isolation.
- 2. A protection domain is referenced by a PD Object Capability (CAP<sub>OBJpp</sub>).
- 3. A protection domain is composed of a set of spaces that hold capabilities to platform resources or kernel objects that can be accessed by execution contexts within the protection domain. The following spaces are currently defined:
  - Memory Space
  - Port I/O Space
  - Object Space
- 4. The memory space of a protection domain holds capabilities to page frames in physical memory.
- 5. The port I/O space of a protection domain holds capabilities to I/O ports.
- 6. The object space of a protection domain holds capabilities to the following kernel objects:
  - Protection Domain (PD)
  - Execution Context (EC)
  - Scheduling Context (SC)
  - Portal (PT)
  - Semaphore (SM)

### 2.2 Execution Context

- 1. The Execution Context (EC) is an abstraction for an activity within a protection domain.
- 2. An execution context is referenced by an EC Object Capability (CAP<sub>OBJEC</sub>).
- 3. An execution context is permanently bound to the protection domain in which it was created.
- 4. An execution context may optional have a scheduling context bound to it.
- 5. There exist two flavors of execution context:
  - Kernel thread
  - Virtual CPU
- 6. An execution context comprises the following information:
  - Reference to protection domain (2.1)
  - Event Selector Base (SEL<sub>EVT</sub>) (3.3)
  - Reply capability register (4.1)
  - User Thread Control Block (UTCB) (4.6)
  - CPU Number (CPU) registers (architecture dependent)
  - Floating Point Unit (FPU) registers (architecture dependent)

### 2.3 Scheduling Context

- 1. The Scheduling Context (SC) is a unit of dispatching and prioritization.
- 2. A scheduling context is referenced by a SC Object Capability (CAP<sub>OBJsc</sub>).
- 3. A scheduling context is permanently bound to exactly one physical CPU.
- 4. At any point in time, a scheduling context is bound to exactly one execution context.
- 5. Donation of a scheduling context to another execution context binds the scheduling context to that other execution context.
- 6. A scheduling context comprises the following information:
  - Reference to execution context (2.2)
  - Time quantum
  - Priority

### 2.4 Portal

- 1. A Portal (PT) represents a dedicated entry point into the protection domain in which the portal was created.
- 2. A portal is referenced by a PT Object Capability (CAP<sub>OBJPT</sub>).
- 3. A portal is permanently bound to exactly one execution context.
- 4. A portal comprises the following information:
  - Reference to execution context (2.2)
  - Message Transfer Descriptor (MTD) (4.4)
  - Entry instruction pointer
  - Portal Identifier (PID)

### 2.5 Semaphore

- 1. A Semaphore (SM) provides a means to synchronize execution and interrupt delivery by selectively blocking and unblocking execution contexts.
- 2. A semaphore is referenced by a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>).

### 3 Mechanisms

### 3.1 Scheduling

The microhypervisor implements a round-robin scheduler with multiple priority levels. Whenever an execution context is ready to execute, the runqueue contains all scheduling contexts bound to that execution context. When an execution context blocks, the microhypervisor removes the corresponding scheduling contexts from the runqueue.

When the microhypervisor needs to make a scheduling decision, it selects the highest-priority scheduling context from the runqueue and dispatches the execution context bound to that scheduling context.

The parameters of a scheduling context influence the scheduling behavior of the system as follows:

- The priority defines the importance of a scheduling context. A higher-priority scheduling context always has precedence and immediately preempts a lower-priority scheduling context.
- The time quantum defines the number of microseconds that the execution context, which is currently bound to the scheduling context, can utilize the CPU when it is dispatched. A dispatched execution context consumes the time quantum of its scheduling context until the quantum reaches zero; at that point the microhypervisor preempts the execution context, replenishes the time quantum of the scheduling context, and makes a scheduling decision.

### 3.2 Communication

Message passing between protection domains is governed by portals. A portal represents a dedicated entry point into the protection domain to which the portal is bound. An execution context in a protection domain can call any portal for which the protection domain holds a capability. Portal capabilities can be delegated in order to establish cross-domain communication channels.

To initiate a message-passing operation from one protection domain to another, the caller execution context passes an Object Capability Selector (SEL<sub>OBJ</sub>) to the microhypervisor. The microhypervisor uses the Object Capability Selector to look up the Object Capability (CAP<sub>OBJ</sub>) in the object space of the caller protection domain. If the capability refers to a portal, the microhypervisor determines the destination protection domain and entry instruction pointer for that domain from the portal.

An arbitrary number of portals can be bound to a callee execution context in a protection domain. The callee provides the stack for handling one incoming request on any of these portals. If the callee is busy handling another request, and both caller and callee are on the same CPU, the caller may optionally lend its scheduling context to the callee to help it run the previous request to completion.

Once the callee is available to handle a new request and a caller exists for any portal bound to the callee, the microhypervisor arranges a rendezvous and transfers the message from the UTCB of the caller to the UTCB of the callee.

If the request established a reply capability for the callee, the callee may subsequently respond directly to the caller through a reply operation without risking to block, because the caller is already waiting for the response.

The following forms of message passing are currently supported:

### **Donating Call**

A donating call differs from a nondonating call in that the caller donates the current scheduling context to the callee. The donation mechanism implements priority and bandwidth inheritance from the caller to the callee. The caller blocks on the instruction following the hypercall and the callee starts executing immediately. The microhypervisor also establishes a reply capability for the callee. The callee may later invoke the reply capability to send a response directly to the blocked caller. Upon receiving the response the caller becomes unblocked.

### Reply

The reply operation sends a message back to the caller identified by the reply capability and revokes the reply capability. If the reply capability was established by a donating call, the microhypervisor returns the previously donated scheduling context back to the caller. The callee blocks until the next request arrives.

### 3.3 Exceptions and Intercepts

When an execution context triggers a hardware exception or VM intercept, the microhypervisor adds the exception number or intercept reason to the Event Selector Base (SEL<sub>EVT</sub>) of the affected EC. If the resulting capability selector refers to a PT Object Capability (CAP<sub>OBJPT</sub>), the microhypervisor arranges an implicit donating call for the execution context through the corresponding portal; otherwise the execution context is shut down.

The entire handling of the exception or intercept is performed using the current scheduling context of the execution context that triggered the event. Furthermore, that execution context remains blocked until the handler has replied with a message to resolve the exception or intercept.

The number of capability selectors used for exception and intercept handling is conveyed in the Hypervisor Information Page (HIP) (6.2). The translation of hardware exception numbers and intercept reasons to capability selectors is described in the processor-specific Application Binary Interface (ABI) (IV).

### 3.4 Interrupts

The microhypervisor provides a semaphore per Global System Interrupt (GSI) [2]. An execution context waits for an interrupt by performing an sm\_ctrl[down] hypercall to block on the corresponding semaphore. When the interrupt occurs, the microhypervisor issues an sm\_ctrl[up] operation for the semaphore.

### 3.5 Capability Delegation

Delegation of capabilities from one protection domain to another is performed during communication. The execution context that sends a message puts typed items in its UTCB, specifying which range of capabilites from the sender's protection domain it wants to delegate to the receiver's protection domain. The receiver specifies in its UTCB, which range of capabilities it is willing to accept and where they should be installed in the receiver's protection domain.

The microhypervisor computes the intersection of the sender and receiver ranges and delegates only those capabilities that are covered by both ranges. The sender may optionally reduce the permissions of the delegated capabilities for the receiver, using the mask field in the Capability Range Descriptor (CRD).

If the capability ranges of the sender and receiver differ in size, the capability hotspot, specified by the sender, is used for disambiguation as illustrated in Figure 3.1.




Figure 3.1: Capability Range Disambiguation

In this example, the sender has specified a capability range of order 20, starting at  $SEL_{SND}$ , whereas the receiver has specified a capability range of order 24, starting at  $SEL_{RCV}$ . There exist  $2^4$  possible locations in the receiver range, where the sender range could be delegated. Whenever two capability ranges differ in size, the microhypervisor truncates the larger range by taking the ambiguous bits from the capability hotspot.

### 3.6 Capability Revocation

Capability permissions may be revoked at any point in time. During the revoke hypercall, the execution context supplies a Capability Range Descriptor (CRD), whose mask field describes which permissions to revoke from all capabilities in the specified range. For each bit set in the mask, the microhypervisor removes the corresponding bit in the capability permissions.

Revoking permissions from a capability also revokes those permissions from all inherited capabilities in the same or other protection domains.

Once all permissions of a capability have been removed, the hypervisor deletes that capability. When all capabilities and references to a kernel object have been deleted, the hypervisor destroys the kernel object.

### 3.7 Device Assignment

The microhypervisor provides mechanisms for direct assignment of PCI devices to VMs, and for implementing user-level device drivers safely. The component that manages the PCI device (e.g., VMM or device driver) must perform the following steps in any order:

- It must assign the device, via the Assign PCI hypercall, to the protection domain that implements the
  driver for the device.
- If the device performs DMA, the protection domain to which the device is assigned must have mapped the respective memory regions as DMA-enabled. This can be achieved by setting the D-bit in the typed item that establishes the memory region.
- If the device generates interrupts, each interrupt must be configured via the Assign GSI hypercall.

## Part III Application Programming Interface

### 4 Data Types

### 4.1 Capability

A Capability (CAP) is a reference to a kernel object plus associated auxiliary data, such as access permissions. Capabilities are opaque and immutable to the user — they cannot be inspected, modified or addressed directly; instead user programs access a capability via a capability selector (4.2). All capabilities can be delegated and revoked as described in Section 3.5. The following types of capabilities exist:


### 4.1.1 Null Capability

A Null Capability (CAP<sub>0</sub>) does not refer to anything and there are no permissions defined.

### 4.1.2 Memory Capability

A Memory Capability (CAP<sub>MEM</sub>) refers to a 4KB page frame. It is stored in the memory space of a protection domain.

The capability permissions are defined as follows:



r readable if set.

w writable if set.

**x** executable if set.

### 4.1.3 Port I/O Capability

A Port Capability (CAP<sub>PIO</sub>) refers to an I/O port. It is stored in the port I/O space of a protection domain.

The capability permissions are defined as follows:



a accessible if set.

### 4.1.4 Object Capability


An Object Capability (CAP<sub>OBJ</sub>) refers to a kernel object. It is stored in the object space of a protection domain.

The following types of object capabilities are currently defined:

### 4.1.4.1 PD Object Capability

A PD Object Capability (CAP<sub>OBJ<sub>PD</sub></sub>) refers to a Protection Domain (PD) kernel object.

The capability permissions are defined as follows:



**pd** Hypercall create\_pd (5.3.1) permitted if set.

**ec** Hypercall create\_ec (5.3.2) permitted if set.

**sc** Hypercall create\_sc (5.3.3) permitted if set.


pt Hypercall create\_pt (5.3.4) permitted if set.

**sm** Hypercall create\_sm (5.3.5) permitted if set.

### 4.1.4.2 EC Object Capability

An EC Object Capability (CAP $_{\mathrm{OBJ}_{\mathrm{EC}}}$ ) refers to an Execution Context (EC) kernel object.

The capability permissions are defined as follows:



ct Hypercall ec\_ctrl (5.4.1) permitted if set.

**sc** Hypercall create\_sc (5.3.3) can bind a scheduling context if set.

pt Hypercall create\_pt (5.3.4) can bind a portal if set.

### 4.1.4.3 SC Object Capability

An SC Object Capability (CAP<sub>OBJsc</sub>) refers to a Scheduling Context (SC) kernel object.

The capability permissions are defined as follows:




ct Hypercall sc\_ctrl (5.4.2) permitted if set.

### 4.1.4.4 PT Object Capability

A PT Object Capability (CAP<sub>OBJPT</sub>) refers to a Portal (PT) kernel object.

The capability permissions are defined as follows:



**call** Hypercall call (5.2.1 permitted if set.

**ct** Hypercall pt\_ctrl (5.4.3) permitted if set.

### 4.1.4.5 SM Object Capability

An SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) refers to a Semaphore (SM) kernel object.

The capability permissions are defined as follows:



**up** Hypercall sm\_ctrl[up] (5.4.4) permitted if set.

**dn** Hypercall sm\_ctrl[down] (5.4.4) permitted if set.

### 4.1.5 Reply Capability

A Reply Capability (CAP<sub>RP</sub>) refers to a caller execution context. It is stored in the reply register of an execution context during communication and is automatically destroyed when invoked.

### 4.2 Capability Selector

A Capability Selector (SEL) is a user-visible unsigned number, which serves as index for the memory space, port I/O space, or object space of a protection domain to select a Capability. All capability selectors that do not refer to capabilities of another type refer to a Null Capability (CAP<sub>0</sub>). For example, in Figure 4.1 capability selector 2 refers to an EC Object Capability.




Figure 4.1: Capability Selector

### 4.3 Capability Range Descriptor

A Capability Range Descriptor (CRD) refers to all capabilities of a particular type in the selector range SEL ... SEL +  $2^{Order} - 1$ . It must be naturally aligned such that SEL  $\equiv 0 \pmod{2^{Order}}$ . During capability delegation, the permissions of the destination capability are computed as the logical AND of the permissions of the source capability, the permission mask from the send capability range descriptor, and the permission mask from the receive capability range descriptor.

### 4.3.1 Null Capability Range Descriptor

A Null Capability Range Descriptor (CRD<sub>0</sub>) does not refer to any capabilities.



### 4.3.2 Memory Capability Range Descriptor

A Memory Capability Range Descriptor ( $CRD_{MEM}$ ) refers to the memory capabilities located within the specified selector range of the memory space. Each memory capability covers  $2^{12}$  bytes of memory.



### 4.3.3 Port I/O Capability Range Descriptor

An Port Capability Range Descriptor (CRD<sub>PIO</sub>) refers to the port I/O capabilities located within the specified selector range of the port I/O space.



### 4.3.4 Object Capability Range Descriptor

An Object Capability Range Descriptor (CRD<sub>OBJ</sub>) refers to the object capabilities located within the specified selector range of the object space.



### 4.4 Message Transfer Descriptor

The Message Transfer Descriptor (MTD) is an architecture-specific bitfield that controls the contents of an exception or intercept message. The MTD is provided by the portal associated with the event and conveyed to the receiver as part of the exception or intercept message.

For each bit set to 1, the microhypervisor transfers the architectural state associated with that bit either to/from the respective fields of the UTCB data area or directly in architectural registers. The layout of the MTD and the fields in the UTCB data area are described in the processor-specific ABI (IV).

### 4.5 Quantum Priority Descriptor

The Quantum Priority Descriptor (QPD) specifies the priority of a scheduling context and its time quantum in microseconds. It has the following format:



Figure 4.2: Quantum Priority Descriptor

### 4.6 User Thread Control Block

All execution contexts, except virtual CPUs, have their own private User Thread Control Block (UTCB), which consists of a header area and a data area as illustrated in Figure 4.3.




Figure 4.3: User Thread Control Block: General Layout

### 4.6.1 Header Area

The UTCB header fields are defined as follows:

U

Number of untyped items.

Т

Number of typed items.

### $CRD_{\mathrm{WIN}_{\mathrm{T}}}$

This capability range descriptor (4.3) specifies a receive window in the memory, port I/O, or object space, in which the microhypervisor is allowed to perform capability translations. A null capability range descriptor disables capability translations.

### $\textbf{CRD}_{WIN_D}$

This capability range descriptor (4.3) specifies a receive window in the memory, port I/O, or object space, in which the execution context is willing to accept capability delegations. A null capability range descriptor disables capability delegations.

### **TLS**

This field is never written by the microhypervisor and can be used to store thread-local data.

### 4.6.2 Data Area

The size of the data area is defined by the size of the UTCB minus the size of the header area. An execution context uses its UTCB to send or receive messages, and to transfer typed items during capability delegation. The U and T fields in the UTCB header area define the number of untyped and typed items.

### 4.6.2.1 Untyped Items

The microhypervisor transfers untyped items from the beginning of the UTCB data area upwards. Each untyped item occupies one word as illustrated in Figure 4.4 For example, during a transfer of u untyped items, the microhypervisor copies words  $w_0...w_{u-1}$  from the UTCB data area of the sender to words  $w_0...w_{u-1}$  in the UTCB data area of the receiver, without interpreting the contents of these words.




Figure 4.4: User Thread Control Block: Untyped Item

### 4.6.2.2 Typed Items

The microhypervisor transfers typed items from the end of the UTCB data area downwards. Each typed item occupies two words. For example, during a transfer of t typed items, the microhypervisor interprets words  $w_{last}...w_{last-2t+1}$  of the sender's UTCB data area. For each typed item in the sender UTCB, the microhypervisor creates a corresponding typed item in the receiver UTCB. The following typed items are currently defined:

### Translate:



Figure 4.5: User Thread Control Block: Translate Item

If the type of the sender's CRD does not match the type of the receive window  $CRD_{WIN_T}$  in the receiver's UTCB header, the receiver obtains a typed item with a null capability range descriptor.

Otherwise, the microhypervisor attempts to translate the capability range specified by the base address and order in the sender protection domain to the corresponding capability range in the receiver protection domain from which it had been originally delegated. If the translation fails, e.g., because the sender range is not derived from the receiver range, the receiver obtains a typed item with a null capability range descriptor. Otherwise the capability range descriptor describes the corresponding range in the receiver and the sender permissions for that range.

### Delegate:



Figure 4.6: User Thread Control Block: Delegate Item

If the type of the sender's CRD does not match the type of the receive window CRD<sub>WIND</sub> in the receiver's UTCB header, the receiver obtains a typed item with a null capability range descriptor.

Otherwise, the microhypervisor computes the range of capabilities to delegate from the sender to the receiver, using the hotspot SEL<sub>HOT</sub> for range disambiguation, as described in Section 3.5. The capability range descriptor in the receiver's typed item describes the contents of the receive window.

The following bits provide additional control over the capability delegation:

Н

If the bit is clear, the source of the capability delegation is the protection domain itself. If the bit is set, the source is set to the microhypervisor. Only the root protection domain can use this bit to request capabilities from the microhypervisor. For other protection domains this bit is treated as clear.

G

If the bit is clear, the resources referenced by the  $\overline{CRD}$  will not be accessible in the guest VM. If the bit is set, the resources will be accessible in the guest VM. This bit is only applicable to  $\overline{CRD}_{MEM}$  and  $\overline{CRD}_{PIO}$ .

D

If the bit is clear, the resources referenced by the CRD will not be accessible by DMA. If the bit is set, the resources will be accessible by DMA. This bit is only applicable to  $CRD_{MEM}$ .

### **5 Hypercalls**

### 5.1 Definitions

### **Hypercall Numbers**

Each hypercall is identified by a unique number. Figure 5.1 lists the currently defined hypercalls.

	Number	Hypercall	Section
	0x0	CALL	5.2.1
	0x1	REPLY	5.2.2
	0x2	CREATE_PD	5.3.1
	0x3	CREATE_EC	5.3.2
	0x4	$CREATE\_SC$	5.3.3
	0x5	CREATE_PT	5.3.4
	0x6	CREATE_SM	5.3.5
	0x7	REVOKE	5.3.6
	8x0	LOOKUP	5.3.7
	0x9	EC_CTRL	5.4.1
	0xa	SC_CTRL	5.4.2
	0xb	PT_CTRL	5.4.3
	0xc	SM_CTRL	5.4.4
1	0xd	ASSIGN_PCI	5.5.1
	0xe	ASSIGN_GSI	5.5.2

Figure 5.1: Hypercall Numbers

### **Status Codes**

Figure 5.2 shows the status codes returned to indicate success or failure of a hypercall.

Number	Status Code	Description
0x0	SUCCESS	Operation Successful
0x1	TIMEOUT	Operation Timeout
0x2	ABORTED	Operation Abort
0x3	BAD_HYP	Invalid Hypercall
0x4	BAD_CAP	Invalid Capability
0x5	BAD_PAR	Invalid Parameter
0x6	$BAD_FTR$	Invalid Feature
0x7	$BAD_CPU$	Invalid CPU Number
0x8	BAD_DEV	Invalid Device ID

Figure 5.2: Status Codes


### 5.2 Communication

### 5.2.1 Call

### Parameters:

```
status = call (SELOBJ pt);  // Destination Portal
```

### Flags:



**DB** Disable Blocking (0=blocking, 1=nonblocking)

### **Description:**

- 1. If the callee Execution Context, to which the Portal pt is bound, is busy, the microhypervisor considers the DB flag. If the flag is set, the hypercall immediately returns with an error code. Otherwise the caller helps run the previous request of the callee to completion until the callee execution context becomes available.
- 2. The microhypervisor transfers a message, whose contents is determined by the UTCB, from the caller to the callee.
- 3. The microhypervisor establishes a Reply Capability in the reply register of the callee. The caller donates the current scheduling context to the callee for the duration of the request, e.g., until the callee invokes the reply capability.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### **TIMEOUT**

The callee execution context is busy (and DB had been set).

### **ABORTED**

Operation aborted during execution of the callee execution context.

### BAD\_CAP

```
pt did not refer to a PT Object Capability (CAPOBJPT).
```

### BAD\_CPU

Caller execution context and callee execution context are on different CPUs.

### **5.2.2 Reply**

### Synopsis:

```
PID = reply();
```

### **Description:**

- 1. If the reply register contains a reply capability, the microhypervisor transfers a message, whose contents is determined by the UTCB, to the caller execution context referenced by the reply capability.
- 2. If the caller had donated its scheduling context to the callee, the microhypervisor returns that scheduling context back to the caller, thereby terminating the donation.
- 3. The microhypervisor destroys the reply capability by replacing it with a Null Capability.
- 4. The callee blocks until a subsequent request arrives.

### Status:

This hypercall does not return. Instead, when one of the portals bound to the execution context is called, the microhypervisor passes the Portal Identifier (PID) of the called portal to the execution context, and execution continues at the instruction pointer specified in that portal.



### 5.3 Capability Management

### 5.3.1 Create Protection Domain

### Parameters:

### **Description:**

Creates a new Protection Domain (PD), accounted to the owner PD. Prior to the hypercall, newpd must refer to a Null Capability in the caller PD and owner must refer to a PD Object Capability in the caller PD with permission bit CAP<sub>PD</sub> set. The caller PD obtains in place of newpd a PD Object Capability that refers to the created PD. The microhypervisor delegates the capability range, specified by caps, from the caller PD to the created PD. The delegation uses a hotspot address of 0.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP

```
newpd did not refer to a Null Capability (CAP<sub>0</sub>).

owner did not refer to a PD Object Capability (CAP<sub>OBJpD</sub>).

owner refers to a PD Object Capability (CAP<sub>OBJpD</sub>) with insufficient permissions.
```

### **5.3.2 Create Execution Context**

### Parameters:

```
// Created EC
status = create_ec (SEL<sub>OBJ</sub>
                                     newec,
                                                      // Owner PD
                           SEL<sub>OBJ</sub>
                                     owner,
                           UINT
                                                      // CPU Number
                                     cpu,
                            SEL<sub>MEM</sub>
                                     utcb,
                                                      // UTCB Address
                                                      // Initial Stack Pointer
                            SEL<sub>MEM</sub>
                                     sp,
                                                      // Event Selector Base
                           SEL<sub>OBJ</sub>
                                     evt);
```

### Flags:



**G** Global Thread (0=local, 1=global)

### **Description:**

Creates a new Execution Context (EC), accounted to the owner PD. Prior to the hypercall, newer must refer to a Null Capability in the caller PD, and owner must refer to a PD Object Capability in the caller PD with permission bit CAP<sub>EC</sub> set. The caller PD obtains in place of newer an EC Object Capability that refers to the created EC. The microhypervisor binds the execution context to the CPU specified by cpu and to the owner protection domain.

If utcb is zero, the microhypervisor creates a virtual CPU, otherwise it creates a local or global thread depending on the G flag. Local threads cannot have a scheduling context bound to them. Their initial state is as if they had just done a reply hypercall – they start running when they receive a request on a portal bound to them. Global threads and virtual CPUs generate a startup exception the first time a scheduling context is bound to them.

The microhypervisor sets the event selector base and the initial stack pointer only once during creation of the execution context. Subsequently the execution context is responsible for maintaining its stack pointer across hypercalls. Applications can also use the initial stack pointer value as a means to identify execution contexts during their startup exception.

### Status:

### SUCCESS

Hypercall completed successfully.

### BAD\_CAP

```
newec did not refer to a Null Capability (CAP<sub>0</sub>).

owner did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>).

owner refers to a PD Object Capability (CAP<sub>OBJPD</sub>) with insufficient permissions.
```

### BAD\_CPU

The CPU number is invalid.

### BAD\_FTR

Virtual CPUs are not supported on the machine.

### BAD\_PAR

UTCB address is not free.

UTCB address is not page-aligned.

UTCB address is outside the user addressable memory range.

### 5.3.3 Create Scheduling Context

### Parameters:

### **Description:**

Creates a new Scheduling Context (SC), accounted to the owner PD. Prior to the hypercall, newsc must refer to a Null Capability in the caller PD, owner must refer to a PD Object Capability in the caller PD with permission bit CAP<sub>SC</sub> set, and ec must refer to an EC Object Capability in the caller PD with permission bit CAP<sub>SC</sub> set. The caller PD obtains in place of newsc an SC Object Capability that refers to the created SC. The microhypervisor binds the scheduling context to the execution context referred to by ec and sets the scheduling parameters to qpd.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP

```
newsc did not refer to a Null Capability (CAP_0). owner did not refer to a PD Object Capability (CAP_{OBJ_{PD}}). owner refers to a PD Object Capability (CAP_{OBJ_{PD}}) with insufficient permissions. ec did not refer to an EC Object Capability (CAP_{OBJ_{EC}}). ec refers to a EC Object Capability (CAP_{OBJ_{EC}}) with insufficient permissions. Binding the scheduling context to the execution context failed.
```

### BAD\_PAR

qpd time quantum or priority is zero.

### 5.3.4 Create Portal

### Parameters:

```
status = create\_pt \; (SEL_{OBJ} \quad newpt , \qquad // \; Created \; PT \\ SEL_{OBJ} \quad owner , \qquad // \; Owner \; PD \\ SEL_{OBJ} \quad ec , \qquad // \; Bound \; EC \\ MTD \quad mtd , \qquad // \; Architectural \; State \\ SEL_{MEM} \quad ip); \qquad // \; Instruction \; Pointer
```

### **Description:**

Creates a new Portal (PT), accounted to the owner PD. Prior to the hypercall, newpt must refer to a Null Capability in the caller PD, owner must refer to a PD Object Capability in the caller PD with permission bit CAP<sub>PT</sub> set, and ec must refer to an EC Object Capability in the caller PD with permission bit CAP<sub>PT</sub> set. The caller PD obtains in place of newpt a PT Object Capability that refers to the created portal. The microhypervisor binds the portal to the execution context referred to by ec, sets the Message Transfer Descriptor of the portal to mtd, the instruction pointer of the portal to ip and the initial Portal Identifier to 0.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP

```
newsc did not refer to a Null Capability (CAP_{0}). owner did not refer to a PD Object Capability (CAP_{OBJ_{PD}}). owner refers to a PD Object Capability (CAP_{OBJ_{PD}}) with insufficient permissions. ec did not refer to an EC Object Capability (CAP_{OBJ_{EC}}). ec refers to a EC Object Capability (CAP_{OBJ_{EC}}) with insufficient permissions. Binding the portal to the execution context failed.
```

### 5.3.5 Create Semaphore

### Parameters:

### **Description:**

Creates a new Semaphore (SM), accounted to the owner PD. Prior to the hypercall, newsm must refer to a Null Capability in the caller PD, and owner must refer to a PD Object Capability in the caller PD with permission bit  $CAP_{SM}$  set. The caller PD obtains in place of newsm an SM Object Capability that refers to the created semaphore. The microhypervisor initializes the semaphore with the counter value.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP


newsm did not refer to a Null Capability ( $CAP_0$ ). owner did not refer to a PD Object Capability ( $CAP_{OBJ_{PD}}$ ). owner refers to a PD Object Capability ( $CAP_{OBJ_{PD}}$ ) with insufficient permissions.

### 5.3.6 Revoke Capability Range

### Parameters:

```
status = revoke (CRD crd);  // Capability Range
```

### Flags:



**SR** Self Revoke (0=only children, 1=including self)

### **Description:**

Revokes permissions from all inherited capabilities in the range specified by the Capability Range Descriptor (CRD). If the self revoke bit is set, the permissions will also be revoked from the range specified by the Capability Range Descriptor (CRD). See Section 3.6 for more details.

This operation never fails but can take a long time to complete if there are many capabilities to revoke.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### 5.3.7 Lookup Capability Range

### Parameters:

### **Description:**

Looks up a range of capabilities in the caller's protection domain. The caller must specify a base address and type in the Capability Range Descriptor (CRD) prior to the hypercall. If a capability exists at the specified base address, the microhypervisor returns a completely filled CRD describing the capability range. Otherwise a Null Capability Range Descriptor (CRD<sub>0</sub>) is returned.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### **5.4 Execution Control**

### **5.4.1 Execution Context Control**

### Parameters:

```
status = ec_ctrl (SELOBJ ec);  // Execution Context
```

### **Description:**

Pends a recall for the Execution Context referred to by ec, which causes it to generate a recall exception prior to its next return from the microhypervisor to user mode.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP

ec did not refer to an EC Object Capability ( $CAP_{OBJ_{EC}}$ ). ec refers to an EC Object Capability ( $CAP_{OBJ_{EC}}$ ) with insufficient permissions.



### **5.4.2 Scheduling Context Control**

### Parameters:

### **Description:**

Queries the total consumed execution time for the Scheduling Context referred to by sc.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP

```
sc did not refer to an SC Object Capability (CAP_{OBJ_{SC}}).
sc refers to an SC Object Capability (CAP_{OBJ_{SC}}) with insufficient permissions.
```

### **5.4.3 Portal Control**

### Parameters:

### **Description:**

Sets the Portal Identifier for the Portal referred to by pt to the value pid. Subsequent portal traversals will return the new value.

### Status:

### **SUCCESS**

Hypercall completed successfully.

### BAD\_CAP


```
pt did not refer to a PT Object Capability (CAP_{OBJ_{PT}}).
pt refers to a PT Object Capability (CAP_{OBJ_{PT}}) with insufficient permissions.
```



## 5.4.4 Semaphore Control

#### Parameter:

#### Flags:



**OP** Operation (0=up, 1=down)

**ZC** Zero Counter (0=decrement, 1=set to zero)

#### **Description:**

The *down* operation blocks the calling execution context if the semaphore counter is zero, otherwise the counter is decremented or set to zero, depending on the setting of the ZC bit. A non-zero timeout value can be used to abort this operation at the moment the TSC reaches the specified value.

The *up* operation releases an execution context blocked on the semaphore if one exists, otherwise it increments the counter.

#### Status:

#### **SUCCESS**

Hypercall completed successfully.

#### **TIMEOUT**

Hypercall aborted due to timeout.

## BAD\_CAP

sm did not refer to an SM Object Capability ( $CAP_{OBJ_{SM}}$ ). sm refers to an SM Object Capability ( $CAP_{OBJ_{SM}}$ ) with insufficient permissions.

## 5.5 Device Control

## 5.5.1 Assign PCI Device

#### Parameters:

## **Description:**

Assigns the PCI device referred to by dev to the Protection Domain referred to by pd. Once assigned, the device can also be reassigned using this hypercall. The PCI requester ID (B:D:F) must be passed as 16-bit rid and dev must refer to a memory capability for the memory-mapped PCI configuration space of the device.

#### Status:

#### **SUCCESS**

Hypercall completed successfully.

#### BAD\_CAP

pd did not refer to a PD Object Capability (CAP<sub>OBJpD</sub>).

#### BAD\_DEV

dev did not refer to a Memory Capability (CAP<sub>MEM</sub>) for a PCI device.



## 5.5.2 Assign Global System Interrupt

#### Parameters:

## **Description:**

Routes the Global System Interrupt (GSI), referred to by the interrupt semaphore sm, to to the CPU specified by cpu. For Message Signaled Interrupts, dev must refer to the device that generates the interrupt, according to the following table:

Interrupt Type	Device Type	dev	msi_addr, msi_data
Massaga Signaled Interrupt	PCI	PCI Configuration Space	Valid
Message Signaled Interrupt	HPET	Device MMIO Space	valid
IOAPIC Interrupt Pin	Any	Ignored	N/A

The provided MSI address and data values must be programmed into the MSI registers of the PCI or HPET device to ensure proper interrupt operation.

#### Status:

#### **SUCCESS**

Hypercall completed successfully.

#### BAD\_CAP

sm did not refer to an SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) for an interrupt semaphore.

## BAD\_DEV

dev did not refer to a Memory Capability (CAP<sub>MEM</sub>) for a PCI or HPET device.

#### BAD\_CPU

The CPU number is invalid.

# 6 Booting

## 6.1 Root Protection Domain

When the microhypervisor has initialized the system, it creates the root protection domain  $(PD_{root})$  with a root execution context  $(EC_{root})$  and a root scheduling context  $(SC_{root})$ .

#### 6.1.1 Resource Access

Execution contexts in the root protection domain have the special ability to request resources from the microhypervisor during communication, by setting the H-bit in a typed item (4.6.2.2). In addition to memory and I/O ports, the following capabilities can be requested:

#### **Idle Scheduling Contexts**

Capability selectors 0 ... n - 1 in the microhypervisor refer to CAP<sub>OBJ<sub>SC</sub></sub> for the idle thread of the respective CPU, where n is the maximum number of supported CPUs, as indicated by the HIP. These capabilities can be used with the sc\_ctrl hypercall.

### **Interrupt Semaphores**

Capability selectors  $n \dots n + GSI - 1$  in the microhypervisor refer to  $CAP_{OBJ_{SM}}$  for global system interrupts, where GSI is the maximum number of supported GSIs, as indicated by the HIP. These capabilities can be used with the  $sm_ctrl$  and  $assign_gsi$  hypercalls.

## 6.1.2 Initial Configuration

At bootup the root protection domain is configured as follows:

#### 6.1.2.1 Memory Space

## **Program Segments**

The microhypervisor loads the program segments of the roottask into the memory space as specified by the ELF program headers of the roottask image.

#### **Hypervisor Information Page**

The HIP is mapped into the memory space at a specific virtual address that is passed to the root execution context during startup.

#### **UTCB**

The UTCB of the root execution context is mapped into the memory space just below the HIP.

All other regions of the memory space are initially empty.

## 6.1.2.2 Port I/O Space

The port I/O space is initially empty.

## 6.1.2.3 Object Space

The object space contains the following capabilities:

- Selector EXC + 0 refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>root</sub>.
- Selector EXC + 1 refers to an EC Object Capability (CAP<sub>OBJEC</sub>) for EC<sub>root</sub>.
- Selector EXC + 2 refers to a SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) for SC<sub>root</sub>.

All other Object Capability Selectors refer to a Null Capability (CAP<sub>0</sub>).

## 6.2 Hypervisor Information Page

The Hypervisor Information Page (HIP) conveys information about the platform and configuration to the root protection domain. The processor register that contains the virtual address of the HIP during booting is ABI-specific (IV). Figure 6.1 shows the layout of the Hypervisor Information Page. All fields are unsigned values unless stated otherwise.




Figure 6.1: Hypervisor Information Page

## Signature:

A value of 0x41564f4e identifies the NOVA microhypervisor.

#### Checksum:

The checksum is valid if 16bit-wise addition the HIP contents produces a value of 0.

#### Length:

Length of the HIP in bytes. This includes all CPU and memory descriptors.

#### O<sub>CPU</sub>:

Offset of the first CPU descriptor in bytes, relative to the HIP base.

#### S<sub>CPU</sub>:

Size of one CPU descriptor in bytes.

#### $O_{\text{MEM}}$ :

Offset of the first memory descriptor in bytes, relative to the HIP base.

#### S<sub>MEM</sub>:

Size of one memory descriptor in bytes.

#### Feature Flags:

The microhypervisor supports a particular feature if and only if the corresponding bit in the feature flags is set to 1. The following features are currently defined:



IOM: The platform provides an IOMMU, and the feature has been activated.

VMX: The platform supports Intel Virtual Machine Extensions, and the feature has been activated.

SVM: The platform supports AMD Secure Virtual Machine, and the feature has been activated.

#### **API Version:**

API version number.

#### SEL:

Number of available capability selectors in each object space. Specifying a capability selector beyond the maximum number supported wraps around to the beginning of the object space.

#### EXC:

Number of capability selectors used for exception handling (3.3).

## VMI:

Number of capability selectors used for virtual-machine intercept handling (3.3).

## GSI:

Number of global system interrupts (3.4).

#### **PAGE Sizes:**

If bit n is set, the implementation supports memory pages of size 2<sup>n</sup> bytes.

### **UTCB Sizes:**

If bit n is set, the implementation supports user thread control blocks of size 2<sup>n</sup> bytes.

## TSC Freq:

Time Stamp Counter Frequency in kHz.

## **CPU Descriptor**

The array of CPU descriptors contains  $n_{cpu}$  entries, where

$$n_{cpu} = \frac{O_{MEM} - O_{CPU}}{S_{CPU}}. ag{6.1}$$

The value of  $n_{cpu}$  reflects the maximum number of CPUs supported by the microhypervisor. The array index of a CPU descriptor corresponds to the CPU number that must be specified for certain hypercalls to target that CPU. A CPU can only be used if its descriptor is marked as enabled.

#### **ACPI ID:**


ACPI Processor ID as listed in the ACPI Multiple APIC Description Table (MADT).

## Package, Core, Thread:

CPU multiprocessor topology information.

#### Flags:

CPU status flags.



## **MEM Descriptor**

The array of MEM descriptors contains  $n_{mem}$  entries, where

$$n_{mem} = \frac{Length - O_{MEM}}{S_{MEM}}. ag{6.2}$$

Memory descriptors with a positive type field provide information about the memory layout of the platform, which corresponds to the memory map provided by firmware. User applications should ignore or truncate memory descriptors for regions outside the addressable range, e.g., physical memory beyond 4GB for 32bit APIs.

Memory descriptors with a negative type field provide information about preallocated regions of physical memory. User applications should assume that the preallocated regions overlap the physical memory regions of the platform.

#### Address:

Physical base address of memory region.

#### Size:

Size of memory region in bytes.

#### Type:

The following types of memory region are currently defined:

Type	Description	
1	Available Memory	
2	Reserved Memory	
3	ACPI Reclaim Memory	Platform Physical Memory
4	ACPI NVS Memory	
Other	Treat as Reserved Memory	
-1	Microhypervisor	Allocated Physical Memory
-2	Multiboot Module	Anocated Fifysical Memory

## Auxiliary:

Physical address of command line if type is 'Multiboot Module', reserved otherwise.



# Part IV Application Binary Interface

# 7 ABI x86-32

## 7.1 Addressable Memory

The addressable memory range for user applications ranges from 0 to 0xc0000000.

## 7.2 Initial State

Figure 7.1 details the state of the CPU registers when the microhypervisor has finished booting and transfers control to the root protection domain.

Register	Description
CS	Selector=~, Base=0, Limit=0xFFFFFFFF, Code Segment, ro
SS,DS,ES,FS,GS	Selector=~, Base=0, Limit=0xFFFFFFFF, Data Segment, rw
EIP	Address of entry point from ELF header
ESP	Address of hypervisor information page
EAX	Bootstrap CPU number
ECX,EDX,EBX,EBP,ESI,EDI	~
EFLAGS	0x202

Figure 7.1: Initial State

## 7.3 Event-Specific Capability Selectors

For the delivery of exception and intercept messages, the microhypervisor performs an implicit portal traversal. The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception number or VM exit reason to  $SEL_{EVT}$  of the affected execution context.

## **Exceptions**

$SEL_{OBJ}$	Exception	$SEL_{OBJ}$	Exception
$SEL_{EVT} + 0x0$	#DE	$SEL_{EVT} + 0x10$	#MF
$SEL_{EVT} + 0x1$	#DB	$SEL_{EVT} + 0x11$	#AC
$SEL_{EVT} + 0x2$	reserved	$SEL_{EVT} + 0x12$	#MC <sup>1</sup>
$SEL_{EVT} + 0x3$	#BP	$SEL_{EVT} + 0x13$	#XM
$SEL_{EVT} + 0x4$	#OF	$SEL_{EVT} + 0x14$	reserved
$SEL_{EVT} + 0x5$	#BR	$SEL_{EVT} + 0x15$	reserved
$SEL_{EVT} + 0x6$	#UD	$SEL_{EVT} + 0x16$	reserved
$SEL_{EVT} + 0x7$	#NM <sup>1</sup>	$SEL_{EVT} + 0x17$	reserved
$SEL_{EVT} + 0x8$	#DF <sup>1</sup>	$SEL_{EVT} + 0x18$	reserved
$SEL_{EVT} + 0x9$	reserved	$SEL_{EVT} + 0x19$	reserved
$SEL_{EVT} + 0xa$	#TS <sup>1</sup>	$SEL_{EVT} + 0x1a$	reserved
$SEL_{EVT} + 0xb$	#NP	$SEL_{EVT} + 0x1b$	reserved
$SEL_{EVT} + 0xc$	#SS	$SEL_{EVT} + 0x1c$	reserved
$SEL_{EVT} + 0xd$	#GP	$SEL_{EVT} + 0x1d$	reserved
$SEL_{EVT} + 0xe$	#PF	$SEL_{EVT} + 0x1e$	STARTUP
$SEL_{EVT} + 0xf$	reserved	$SEL_{EVT} + 0x1f$	RECALL

## **VMX Intercepts**

$SEL_{OBJ}$	Exit Reason	$SEL_{OBJ}$	Exit Reason
$SEL_{EVT} + 0x0$	Exception or NMI <sup>1</sup>	$SEL_{EVT} + 0x20$	WRMSR <sup>2</sup>
$SEL_{EVT} + 0x1$	INTR <sup>1</sup>	$SEL_{EVT} + 0x21$	Invalid Guest State <sup>2</sup>
$SEL_{EVT} + 0x2$	Triple Fault <sup>2</sup>	$SEL_{EVT} + 0x22$	MSR Load Failure
$SEL_{EVT} + 0x3$	INIT <sup>2</sup>	$SEL_{EVT} + 0x23$	reserved
$SEL_{EVT} + 0x4$	SIPI <sup>2</sup>	$SEL_{EVT} + 0x24$	MWAIT
$SEL_{EVT} + 0x5$	I/O SMI	$SEL_{EVT} + 0x25$	MTF
$SEL_{EVT} + 0x6$	Other SMI	$SEL_{EVT} + 0x26$	reserved
$SEL_{EVT} + 0x7$	Interrupt Window	$SEL_{EVT} + 0x27$	MONITOR
$SEL_{EVT} + 0x8$	NMI Window	$SEL_{EVT} + 0x28$	PAUSE
$SEL_{EVT} + 0x9$	Task Switch <sup>2</sup>	$SEL_{EVT} + 0x29$	Machine Check
$SEL_{EVT} + 0xa$	CPUID <sup>2</sup>	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0xb$	GETSEC <sup>2</sup>	$SEL_{EVT} + 0x2b$	TPR Below Threshold
$SEL_{EVT} + 0xc$	HLT <sup>2</sup>	$SEL_{EVT} + 0x2c$	APIC Access
$SEL_{EVT} + 0xd$	INVD <sup>2</sup>	$SEL_{EVT} + 0x2d$	Virtualized EOI
$SEL_{EVT} + 0xe$	INVLPG <sup>1</sup>	$SEL_{EVT} + 0x2e$	GDTR/IDTR Access
$SEL_{EVT} + 0xf$	RDPMC	$SEL_{EVT} + 0x2f$	LDTR/TR Access
$SEL_{EVT} + 0x10$	RDTSC	$SEL_{EVT} + 0x30$	EPT Violation <sup>2</sup>
$SEL_{EVT} + 0x11$	RSM	$SEL_{EVT} + 0x31$	EPT Misconfiguration
$SEL_{EVT} + 0x12$	VMCALL	$SEL_{EVT} + 0x32$	INVEPT
$SEL_{EVT} + 0x13$	VMCLEAR	$\mathbf{SEL}_{\mathbf{EVT}} + 0\mathbf{x}33$	RDTSCP
$SEL_{EVT} + 0x14$	VMLAUNCH	$SEL_{EVT} + 0x34$	Preemption Timer
$SEL_{EVT} + 0x15$	VMPTRLD	$SEL_{EVT} + 0x35$	INVVPID
$SEL_{EVT} + 0x16$	VMPTRST	$SEL_{EVT} + 0x36$	WBINVD
$SEL_{EVT} + 0x17$	VMREAD	$SEL_{EVT} + 0x37$	XSETBV
$SEL_{EVT} + 0x18$	VMRESUME	$SEL_{EVT} + 0x38$	APIC Write
$SEL_{EVT} + 0x19$	VMWRITE	$SEL_{EVT} + 0x39$	RDRAND
$SEL_{EVT} + 0x1a$	VMXOFF	$SEL_{EVT} + 0x3a$	INVPCID
$SEL_{EVT} + 0x1b$	VMXON	$SEL_{EVT} + 0x3b$	VMFUNC
$SEL_{EVT} + 0x1c$	CR Access <sup>1</sup>	$SEL_{EVT} + 0x3c$	reserved
$SEL_{EVT} + 0x1d$	DR Access	$SEL_{EVT} + 0x3d$	reserved
$SEL_{EVT} + 0x1e$	I/O Access <sup>2</sup>	$SEL_{EVT} + 0xfe$	STARTUP
$SEL_{EVT} + 0x1f$	RDMSR <sup>2</sup>	$SEL_{EVT} + 0xff$	RECALL

Please refer to [3] for more details on each of these events.

## **SVM Intercepts**

$SEL_{OBJ}$	Exit Reason	$SEL_{OBJ}$	Exit Reason
$\overline{SEL_{EVT} + 0x000x0f}$	CR Read <sup>1</sup>	$SEL_{EVT} + 0x7b$	I/O Access <sup>2</sup>
$\frac{SEL_{EVT} + 0x100x1f}{}$	CR Write <sup>1</sup>	$SEL_{EVT} + 0x7c$	MSR Access <sup>2</sup>
$\frac{SEL_{EVT} + 0x200x2f}{}$	DR Read	$SEL_{EVT} + 0x7d$	Task Switch
$SEL_{EVT} + 0x300x3f$	DR Write	$SEL_{EVT} + 0x7e$	FERR Freeze
$\frac{SEL_{EVT} + 0x400x5f}{}$	Exception <sup>1</sup>	$SEL_{EVT} + 0x7f$	Triple Fault <sup>2</sup>
$SEL_{EVT} + 0x60$	INTR <sup>1</sup>	$SEL_{EVT} + 0x80$	VMRUN
$SEL_{EVT} + 0x61$	NMI <sup>1</sup>	$SEL_{EVT} + 0x81$	VMMCALL
$SEL_{EVT} + 0x62$	SMI	$SEL_{EVT} + 0x82$	VMLOAD <sup>2</sup>
$SEL_{EVT} + 0x63$	INIT <sup>2</sup>	$SEL_{EVT} + 0x83$	VMSAVE <sup>2</sup>
$SEL_{EVT} + 0x64$	Interrupt Window	$SEL_{EVT} + 0x84$	STGI
$SEL_{EVT} + 0x65$	CR0 Selective Write	$SEL_{EVT} + 0x85$	CLGI <sup>2</sup>
$SEL_{EVT} + 0x66$	IDTR Read	$SEL_{EVT} + 0x86$	SKINIT <sup>2</sup>
$SEL_{EVT} + 0x67$	GDTR Read	$SEL_{EVT} + 0x87$	RDTSCP
$SEL_{EVT} + 0x68$	LDTR Read	$SEL_{EVT} + 0x88$	ICEBP
$SEL_{EVT} + 0x69$	TR Read	$SEL_{EVT} + 0x89$	WBINVD
$SEL_{EVT} + 0x6a$	IDTR Write	$SEL_{EVT} + 0x8a$	MONITOR
$SEL_{EVT} + 0x6b$	GDTR Write	$SEL_{EVT} + 0x8b$	MWAIT
$SEL_{EVT} + 0x6c$	LDTR Write	$SEL_{EVT} + 0x8c$	MWAIT (cond.)
$SEL_{EVT} + 0x6d$	TR Write	$SEL_{EVT} + 0x8d$	XSETBV
$SEL_{EVT} + 0x6e$	RDTSC	$SEL_{EVT} + 0x8e$	reserved
$SEL_{EVT} + 0x6f$	RDPMC	$SEL_{EVT} + 0x8f$	reserved
$SEL_{EVT} + 0x70$	PUSHF	$SEL_{EVT} + 0x90$	reserved
$SEL_{EVT} + 0x71$	POPF	$SEL_{EVT} + 0x91$	reserved
$SEL_{EVT} + 0x72$	CPUID	$SEL_{EVT} + 0x92$	reserved
$SEL_{EVT} + 0x73$	RSM	$SEL_{EVT} + 0x93$	reserved
$SEL_{EVT} + 0x74$	IRET	$SEL_{EVT} + 0x94$	reserved
$SEL_{EVT} + 0x75$	INT	$SEL_{EVT} + 0x95$	reserved
$SEL_{EVT} + 0x76$	INVD <sup>2</sup>	$SEL_{EVT} + 0x96$	reserved
$SEL_{EVT} + 0x77$	PAUSE	$SEL_{EVT} + 0xfc$	NPT Fault <sup>2</sup>
$SEL_{EVT} + 0x78$	HLT <sup>2</sup>	$SEL_{EVT} + 0xfd$	Invalid Guest State <sup>2</sup>
$SEL_{EVT} + 0x79$	INVLPG <sup>1</sup>	$SEL_{EVT} + 0xfe$	STARTUP
$SEL_{EVT} + 0x7a$	INVLPGA	$SEL_{EVT} + 0xff$	RECALL

Please refer to [1] for more details on each of these events.

<sup>&</sup>lt;sup>1</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.
<sup>2</sup>These events may be force-enabled by the microhypervisor, in which case they will cause portal traversals.

## 7.4 UTCB Data Area Layout

TSC Offset		TSC Value		
reserved	IDTR Base	IDTR Limit	rese	rved
reserved	GDTR Base	GDTR Limit	rese	rved
reserved	TR Base	TR Limit	TR AR	TR Sel
reserved	LDTR Base	LDTR Limit	LDTR AR	LDTR Sel
reserved	GS Base	GS Limit	GS AR	GS Sel
reserved	FS Base	FS Limit	FS AR	FS Sel
reserved	DS Base	DS Limit	DS AR	DS Sel
reserved	SS Base	SS Limit	SS AR	SS Sel
reserved	CS Base	CS Limit	CS AR	CS Sel
reserved	ES Base	ES Limit	ES AR	ES Sel
SYSENTER EIP	SYSENTER ESP	SYSENTER CS	DI	R7
CR4	CR3	CR2	Cl	R0
Preempti	ion Timer	Secondary Exit Ctrl	Primary	Exit Ctrl
Secondary Exit Qual		Primary	Exit Qual	
EDI	ESI	EBP	ES	SP
EBX	EDX	ECX	EA	AX
Injection Error	Injection Information	Activity State	Interruptib	oility State
EFLAGS	EIP	Instruction Length	M	ΓD

## Format of Injection Information



## **Vector**

IDT Vector of Interrupt or Exception

## Type

- 0 = External Interrupt
- 2 = Non-Maskable Interrupt
- 3 = Hardware Exception
- 4 = Software Interrupt
- 5 = Privileged Software Exception
- 6 = Software Exception

## Ε

- 0 = Do not deliver the error code from the *Injection Error* field of the UTCB
- 1 =Deliver the error code from the *Injection Error* field of the UTCB

I

0 = Do not request an interrupt window

1 = Request an interrupt window

N

0 = Do not request an NMI window

1 = Request an NMI window

٧

0 =Injection Information fields Vector, Type, E are invalid

1 = Injection Information fields *Vector*, *Type*, *E* are valid

## **Format of Segment Access Rights**



#### Type

Segment Type

S

Descriptor Type:

0 = System

1 = Code or Data

DPL

Descriptor Privilege Level

Р

Segment Present

**AVL** 

Available for use by system software

L

64-bit mode active (CS only)

D/B

Default Operation Size:

0 = 16-bit segment

1 = 32-bit segment

G

Granularity

U

Segment Unusable:

0 = Segment Usable

1 = Segment Unusable

## 7.5 Message Transfer Descriptor

The MTD, which controls the state transfer for exceptions and intercepts, as described in Section 4.4, has the following format:



Figure 7.2: Message Transfer Descriptor

Bit	Type	Exceptions	Intercepts
ACDB	UTCB rw	EAX, ECX, EDX, EBX	EAX, ECX, EDX, EBX
BSD	UTCB rw	EBP, ESI, EDI	EBP, ESI, EDI
ESP	UTCB rw	ESP	ESP
EIP	UTCB rw	EIP	EIP, Instruction Length
EFL	UTCB rw	EFLAGS <sup>1</sup>	EFLAGS
DS/ES	UTCB rw	≡	DS, ES (Selector, Base, Limit, Access Rights)
FS/GS	UTCB rw	≡	FS, GS (Selector, Base, Limit, Access Rights)
CS/SS	UTCB rw	≡	CS, SS (Selector, Base, Limit, Access Rights)
TR	UTCB rw	≡	TR (Selector, Base, Limit, Access Rights)
LDTR	UTCB rw	≡	LDTR (Selector, Base, Limit, Access Rights)
GDTR	UTCB rw	≡	GDTR (Base, Limit)
IDTR	UTCB rw	≡	IDTR (Base, Limit)
CR	UTCB rw	≡	CR0, CR2, CR3, CR4
DR	UTCB rw	≡	DR7
SYS	UTCB rw	≡	SYSENTER MSRs (CS, ESP, EIP)
QUAL	UTCB r	Exit Qualifications <sup>2</sup>	Exit Qualifications
CTRL	UTCB w		Execution Controls
INJ	UTCB rw	=	Injection Info, Injection Error Code
STA	UTCB rw	■	Interruptibility State, Activity State
TSC	UTCB rw	=	TSC Value, TSC Offset <sup>3</sup>
<b>EFER</b>	UTCB rw	■	EFER MSR
FPU	Registers	FPU Registers	FPU Registers

Each MTD bit controls the transfer of a subset of the architectural state either to/from the respective fields in the UTCB data area (7.4) or directly in architectural registers, as indicated by the "Type" column. State with access type r can be read from the architectural state into the UTCB. State with access type w can be written from the UTCB into the architectural state.

<sup>&</sup>lt;sup>1</sup>Only the arithmetic flags are writable.

<sup>&</sup>lt;sup>2</sup>The primary exit qualification contains the exception error code. The secondary exit qualification contains the fault address.

<sup>&</sup>lt;sup>3</sup>Reads load the absolute value of the TSC offset into the UTCB. Writes add the value from UTCB to the TSC offset.

## 7.6 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the sysenter [3] instruction.

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 7.3.



Figure 7.3: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 7.4.





Figure 7.4: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.

#### Call



## Reply

## **Create Protection Domain**

		Create PD		
$newpd_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX	<del></del> →	EAX	status <sub>[7-0]</sub>
owner	EDI		EDI	≡
caps	ESI	sysenter	ESI	≡
_	EBX		EBX	≡
_	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Create Execution Context**

marrian hymanicall	EAV	Create EC	EAV	atation
$newec_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX	<del></del>	EAX	status <sub>[7-0]</sub>
owner	EDI		EDI	₹
$utcb_{[31-12]} cpu_{[11-0]}$	ESI	sysenter	ESI	≡
sp	EBX		EBX	
evt	EBP		EBP	户
return SP	ECX		ECX	
return IP	EDX		EDX	
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Create Scheduling Context**

		Create SC	1	
$newsc_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX		EAX	status <sub>[7-0]</sub>
owner	EDI		EDI	≡
ec	ESI	sysenter	ESI	≡
qpd	EBX		EBX	≡
	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	≡
_	ESP		ESP	return SP
	EIP		EIP	return IP

## **Create Portal**

		Constant DT	l	
newpt <sub>[31-8]</sub> hypercall <sub>[7-0]</sub>	EAX	Create PT	EAX	status <sub>[7-0]</sub>
owner	EDI		EDI	≡
ec	ESI	sysenter	ESI	≡
mtd	EBX		EBX	≡
ip	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Create Semaphore**

		Create SM	1	
newsm <sub>[31-8]</sub> hypercall <sub>[7-0]</sub>	EAX		EAX	status <sub>[7-0]</sub>
owner	EDI		EDI	≡
counter	ESI	sysenter	ESI	<b>=</b>
_	EBX		EBX	<b>=</b>
_	EBP		EBP	<b>=</b>
return SP	ECX		ECX	=
return IP	EDX		EDX	≡
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Revoke Capability Range**

		Revoke		
hypercall <sub>[7–0]</sub>	EAX	<u> </u>	EAX	status <sub>[7-0]</sub>
crd	EDI		EDI	≝
_	ESI	sysenter	ESI	=
_	EBX		EBX	
_	EBP		EBP	
return SP	ECX		ECX	=
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Lookup Capability Range**

		Lookup		
hypercall <sub>[7-0]</sub>	EAX	<b>→</b>	EAX	status <sub>[7-0]</sub>
crd	EDI		EDI	crd
_	ESI	sysenter	ESI	≡
7	EBX		EBX	≡
-	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	≡
- (	ESP		ESP	return SP
	EIP		EIP	return IP

## **Execution Context Control**

•		EC Control		
$ec_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX	EC CONTO	EAX	$status_{[7-0]}$
_	EDI		EDI	≡
_	ESI	sysenter	ESI	≡
_	EBX		EBX	≡
_	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	≡
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Scheduling Context Control**

		SC Control		
$sc_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX	$\xrightarrow{\text{SC control}}$	EAX	$status_{[7-0]}$
_	EDI		EDI	time <sub>[63-32]</sub>
_	ESI	sysenter	ESI	$time_{[31-0]}$
-	EBX		EBX	≡ .
_	EBP		EBP	=
return SP	ECX		ECX	=
return IP	EDX		EDX	≡
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Portal Control**

pt <sub>[31-8]</sub> hypercall <sub>[7-0]</sub>	EAX	PT Control	EAX	status <sub>[7-0]</sub>
pid	EDI		EDI	≡ 1
_	ESI	sysenter	ESI	≡
_	EBX		EBX	
_	EBP		EBP	
return SP	ECX		ECX	=
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Semaphore Control**

		SM Control		
$sm_{[31-8]}$ hypercall <sub>[7-0]</sub>	EAX	<u>Bivi control</u>	EAX	status <sub>[7-0]</sub>
$tsc_{[63-32]}$	EDI		EDI	≡
$tsc_{[31-0]}$	ESI	sysenter	ESI	≡
-	EBX		EBX	≡
	EBP		EBP	≡
return SP	ECX		ECX	≡
return IP	EDX		EDX	≡
-	ESP		ESP	return SP
	EIP		EIP	return IP

## **Assign PCI Device**

•		Assign PCI		
pd <sub>[31-8]</sub> hypercall <sub>[7-0]</sub>	EAX	Assign 1 C1	EAX	status <sub>[7-0]</sub>
dev	EDI		EDI	=
rid	ESI	sysenter	ESI	=
_	EBX		EBX	=
_	EBP		EBP	=
return SP	ECX		ECX	=
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

## **Assign Global System Interrupt**

		Assign GSI		
sm <sub>[31-8]</sub> hypercall <sub>[7-0]</sub>	EAX		EAX	$status_{[7-0]}$
dev	EDI		EDI	msi_addr
cpu	ESI	sysenter	ESI	msi_data
_	EBX		EBX	≡
_	EBP		EBP	=
return SP	ECX		ECX	=
return IP	EDX		EDX	=
_	ESP		ESP	return SP
_	EIP		EIP	return IP

# 8 ABI x86-64

## 8.1 Addressable Memory

The addressable memory range for user applications ranges from 0 to 0x00007ffffffff000.

## 8.2 Initial State

Figure 8.1 details the state of the CPU registers when the microhypervisor has finished booting and transfers control to the root protection domain.

Register	Description
CS	Selector=~, Base=0, Limit=0xFFFFFFFF, Code Segment, ro
SS,DS,ES,FS,GS	Selector=~, Base=0, Limit=0xFFFFFFFF, Data Segment, rw
RIP	Address of entry point from ELF header
RSP	Address of hypervisor information page
RDI	Bootstrap CPU number
RAX,RCX,RDX,RBX,RBP,RSI	~
R8,R9,R10,R11,R12,R13,R14,R15	~
RFLAGS	0x202

Figure 8.1: Initial State

# 8.3 Event-Specific Capability Selectors

For the delivery of exception and intercept messages, the microhypervisor performs an implicit portal traversal. The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception number or VM exit reason to  $SEL_{EVT}$  of the affected execution context.

## **Exceptions**

$SEL_{OBJ}$	Exception	$SEL_{OBJ}$	Exception
$SEL_{EVT} + 0x0$	#DE	$SEL_{EVT} + 0x10$	#MF
$SEL_{EVT} + 0x1$	#DB	$SEL_{EVT} + 0x11$	#AC
$SEL_{EVT} + 0x2$	reserved	$SEL_{EVT} + 0x12$	#MC <sup>1</sup>
$SEL_{EVT} + 0x3$	#BP	$SEL_{EVT} + 0x13$	#XM
$SEL_{EVT} + 0x4$	#OF	$SEL_{EVT} + 0x14$	reserved
$SEL_{EVT} + 0x5$	#BR	$SEL_{EVT} + 0x15$	reserved
$SEL_{EVT} + 0x6$	#UD	$SEL_{EVT} + 0x16$	reserved
$SEL_{EVT} + 0x7$	#NM¹	$SEL_{EVT} + 0x17$	reserved
$SEL_{EVT} + 0x8$	#DF <sup>1</sup>	$SEL_{EVT} + 0x18$	reserved
$SEL_{EVT} + 0x9$	reserved	$SEL_{EVT} + 0x19$	reserved
$SEL_{EVT} + 0xa$	#TS <sup>1</sup>	$SEL_{EVT} + 0x1a$	reserved
$SEL_{EVT} + 0xb$	#NP	$SEL_{EVT} + 0x1b$	reserved
$SEL_{EVT} + 0xc$	#SS	$SEL_{EVT} + 0x1c$	reserved
$SEL_{EVT} + 0xd$	#GP	$SEL_{EVT} + 0x1d$	reserved
$SEL_{EVT} + 0xe$	#PF	$SEL_{EVT} + 0x1e$	STARTUP
$SEL_{EVT} + 0xf$	reserved	$SEL_{EVT} + 0x1f$	RECALL

## **VMX Intercepts**

$SEL_{OBJ}$	Exit Reason	$SEL_{OBJ}$	Exit Reason
$SEL_{EVT} + 0x0$	Exception or NMI <sup>1</sup>	$SEL_{EVT} + 0x20$	WRMSR <sup>2</sup>
$SEL_{EVT} + 0x1$	INTR <sup>1</sup>	$SEL_{EVT} + 0x21$	Invalid Guest State <sup>2</sup>
$SEL_{EVT} + 0x2$	Triple Fault <sup>2</sup>	$SEL_{EVT} + 0x22$	MSR Load Failure
$SEL_{EVT} + 0x3$	INIT <sup>2</sup>	$SEL_{EVT} + 0x23$	reserved
$SEL_{EVT} + 0x4$	SIPI <sup>2</sup>	$SEL_{EVT} + 0x24$	MWAIT
$SEL_{EVT} + 0x5$	I/O SMI	$SEL_{EVT} + 0x25$	MTF
$SEL_{EVT} + 0x6$	Other SMI	$SEL_{EVT} + 0x26$	reserved
$SEL_{EVT} + 0x7$	Interrupt Window	$SEL_{EVT} + 0x27$	MONITOR
$SEL_{EVT} + 0x8$	NMI Window	$SEL_{EVT} + 0x28$	PAUSE
$SEL_{EVT} + 0x9$	Task Switch <sup>2</sup>	$SEL_{EVT} + 0x29$	Machine Check
$SEL_{EVT} + 0xa$	CPUID <sup>2</sup>	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0xb$	GETSEC <sup>2</sup>	$SEL_{EVT} + 0x2b$	TPR Below Threshold
$SEL_{EVT} + 0xc$	HLT <sup>2</sup>	$SEL_{EVT} + 0x2c$	APIC Access
$SEL_{EVT} + 0xd$	INVD <sup>2</sup>	$SEL_{EVT} + 0x2d$	Virtualized EOI
$SEL_{EVT} + 0xe$	INVLPG <sup>1</sup>	$SEL_{EVT} + 0x2e$	GDTR/IDTR Access
$SEL_{EVT} + 0xf$	RDPMC	$SEL_{EVT} + 0x2f$	LDTR/TR Access
$SEL_{EVT} + 0x10$	RDTSC	$SEL_{EVT} + 0x30$	EPT Violation <sup>2</sup>
$SEL_{EVT} + 0x11$	RSM	$SEL_{EVT} + 0x31$	EPT Misconfiguration
$SEL_{EVT} + 0x12$	VMCALL	$SEL_{EVT} + 0x32$	INVEPT
$SEL_{EVT} + 0x13$	VMCLEAR	$\mathbf{SEL}_{\mathbf{EVT}} + 0\mathbf{x}33$	RDTSCP
$SEL_{EVT} + 0x14$	VMLAUNCH	$SEL_{EVT} + 0x34$	Preemption Timer
$SEL_{EVT} + 0x15$	VMPTRLD	$SEL_{EVT} + 0x35$	INVVPID
$SEL_{EVT} + 0x16$	VMPTRST	$SEL_{EVT} + 0x36$	WBINVD
$SEL_{EVT} + 0x17$	VMREAD	$SEL_{EVT} + 0x37$	XSETBV
$SEL_{EVT} + 0x18$	VMRESUME	$SEL_{EVT} + 0x38$	APIC Write
$SEL_{EVT} + 0x19$	VMWRITE	$SEL_{EVT} + 0x39$	RDRAND
$SEL_{EVT} + 0x1a$	VMXOFF	$SEL_{EVT} + 0x3a$	INVPCID
$SEL_{EVT} + 0x1b$	VMXON	$SEL_{EVT} + 0x3b$	VMFUNC
$SEL_{EVT} + 0x1c$	CR Access <sup>1</sup>	$SEL_{EVT} + 0x3c$	reserved
$SEL_{EVT} + 0x1d$	DR Access	$SEL_{EVT} + 0x3d$	reserved
$SEL_{EVT} + 0x1e$	I/O Access <sup>2</sup>	$SEL_{EVT} + 0xfe$	STARTUP
$SEL_{EVT} + 0x1f$	RDMSR <sup>2</sup>	$SEL_{EVT} + 0xff$	RECALL

Please refer to [3] for more details on each of these events.

## **SVM Intercepts**

$SEL_{OBJ}$	Exit Reason	$SEL_{OBJ}$	Exit Reason
$\overline{SEL_{EVT} + 0x000x0f}$	CR Read <sup>1</sup>	$SEL_{EVT} + 0x7b$	I/O Access <sup>2</sup>
$\frac{SEL_{EVT} + 0x100x1f}{}$	CR Write <sup>1</sup>	$SEL_{EVT} + 0x7c$	MSR Access <sup>2</sup>
$\frac{SEL_{EVT} + 0x200x2f}{}$	DR Read	$SEL_{EVT} + 0x7d$	Task Switch
$SEL_{EVT} + 0x300x3f$	DR Write	$SEL_{EVT} + 0x7e$	FERR Freeze
$\frac{SEL_{EVT} + 0x400x5f}{}$	Exception <sup>1</sup>	$SEL_{EVT} + 0x7f$	Triple Fault <sup>2</sup>
$SEL_{EVT} + 0x60$	INTR <sup>1</sup>	$SEL_{EVT} + 0x80$	VMRUN
$SEL_{EVT} + 0x61$	NMI <sup>1</sup>	$SEL_{EVT} + 0x81$	VMMCALL
$SEL_{EVT} + 0x62$	SMI	$SEL_{EVT} + 0x82$	VMLOAD <sup>2</sup>
$SEL_{EVT} + 0x63$	INIT <sup>2</sup>	$SEL_{EVT} + 0x83$	VMSAVE <sup>2</sup>
$SEL_{EVT} + 0x64$	Interrupt Window	$SEL_{EVT} + 0x84$	STGI
$SEL_{EVT} + 0x65$	CR0 Selective Write	$SEL_{EVT} + 0x85$	CLGI <sup>2</sup>
$SEL_{EVT} + 0x66$	IDTR Read	$SEL_{EVT} + 0x86$	SKINIT <sup>2</sup>
$SEL_{EVT} + 0x67$	GDTR Read	$SEL_{EVT} + 0x87$	RDTSCP
$SEL_{EVT} + 0x68$	LDTR Read	$SEL_{EVT} + 0x88$	ICEBP
$SEL_{EVT} + 0x69$	TR Read	$SEL_{EVT} + 0x89$	WBINVD
$SEL_{EVT} + 0x6a$	IDTR Write	$SEL_{EVT} + 0x8a$	MONITOR
$SEL_{EVT} + 0x6b$	GDTR Write	$SEL_{EVT} + 0x8b$	MWAIT
$SEL_{EVT} + 0x6c$	LDTR Write	$SEL_{EVT} + 0x8c$	MWAIT (cond.)
$SEL_{EVT} + 0x6d$	TR Write	$SEL_{EVT} + 0x8d$	XSETBV
$SEL_{EVT} + 0x6e$	RDTSC	$SEL_{EVT} + 0x8e$	reserved
$SEL_{EVT} + 0x6f$	RDPMC	$SEL_{EVT} + 0x8f$	reserved
$SEL_{EVT} + 0x70$	PUSHF	$SEL_{EVT} + 0x90$	reserved
$SEL_{EVT} + 0x71$	POPF	$SEL_{EVT} + 0x91$	reserved
$SEL_{EVT} + 0x72$	CPUID	$SEL_{EVT} + 0x92$	reserved
$SEL_{EVT} + 0x73$	RSM	$SEL_{EVT} + 0x93$	reserved
$SEL_{EVT} + 0x74$	IRET	$SEL_{EVT} + 0x94$	reserved
$SEL_{EVT} + 0x75$	INT	$SEL_{EVT} + 0x95$	reserved
$SEL_{EVT} + 0x76$	INVD <sup>2</sup>	$SEL_{EVT} + 0x96$	reserved
$SEL_{EVT} + 0x77$	PAUSE	$SEL_{EVT} + 0xfc$	NPT Fault <sup>2</sup>
$SEL_{EVT} + 0x78$	HLT <sup>2</sup>	$SEL_{EVT} + 0xfd$	Invalid Guest State <sup>2</sup>
$SEL_{EVT} + 0x79$	INVLPG <sup>1</sup>	$SEL_{EVT} + 0xfe$	STARTUP
$SEL_{EVT} + 0x7a$	INVLPGA	$SEL_{EVT} + 0xff$	RECALL

Please refer to [1] for more details on each of these events.

<sup>&</sup>lt;sup>1</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.
<sup>2</sup>These events may be force-enabled by the microhypervisor, in which case they will cause portal traversals.

# 8.4 UTCB Data Area Layout

TSC	Offset	TSC Value				
IDT	R Base	IDTR Limit	rese	rved		
GDT	R Base	GDTR Limit	rese	rved		
TR	Base	TR Limit	TR AR	TR Sel		
LDT	R Base	LDTR Limit	LDTR AR	LDTR Sel		
GS	Base	GS Limit	GS AR	GS Sel		
FS	Base	FS Limit	FS AR	FS Sel		
DS	Base	DS Limit	DS AR	DS Sel		
SS	Base	SS Limit	SS AR	SS Sel		
CS	Base	CS Limit	CS AR	CS Sel		
ES	Base	ES Limit	ES AR	ES Sel		
SYSEN	TER RIP	SYSEN	TER RSP			
SYSEN	NTER CS	D.	R7			
E	FER	CR8				
C	CR4	CR3				
(	CR2	CR0				
Preemp	tion Timer	Secondary Exit Ctrl	Primary	Exit Ctrl		
Secondar	y Exit Qual	Primary Exit Qual R14 R12				
F	R15					
F	R13					
F	R11	R	10			
]	R9	R	18			
F	RDI	R	SI			
R	BP	R	SP			
R	BX	RI	OX			
R	CX	RAX				
Injection Error	Injection Information	Activity State	Interruptil	oility State		
RFI	LAGS	RIP				
Instructi	on Length	M	ΓD			

## Format of Injection Information

V	~		N	Ι	Е	E Type Vector		Vector	
31	30	14	13	12	11	10	8	7	0

## Vector

#### IDT Vector of Interrupt or Exception

#### **Type**

- 0 = External Interrupt
- 2 = Non-Maskable Interrupt
- 3 = Hardware Exception
- 4 = Software Interrupt
- 5 = Privileged Software Exception
- 6 = Software Exception

Ε

- 0 = Do not deliver the error code from the *Injection Error* field of the UTCB
- 1 = Deliver the error code from the *Injection Error* field of the UTCB

ı

- 0 =Do not request an interrupt window
- 1 = Request an interrupt window

N

- 0 = Do not request an NMI window
- 1 = Request an NMI window

V

- 0 = Injection Information fields *Vector*, *Type*, *E* are invalid
- 1 = Injection Information fields *Vector*, *Type*, *E* are valid

## **Format of Segment Access Rights**

~		U	G	D/B	L	AVL	P	DPI		S		Type	
15	13	12	11	10	9	8	7	6	5	4	3		0

## **Type**

Segment Type

s

Descriptor Type:

0 = System

1 = Code or Data

**DPL** 

Descriptor Privilege Level

Р

Segment Present

AVL

Available for use by system software

L

64-bit mode active (CS only)

## D/B

Default Operation Size:

0 = 16-bit segment

1 = 32-bit segment

G

Granularity

U

Segment Unusable:

0 = Segment Usable 1 = Segment Unusable



## 8.5 Message Transfer Descriptor

The MTD, which controls the state transfer for exceptions and intercepts, as described in Section 4.4, has the following format:



Figure 8.2: Message Transfer Descriptor

Bit	Type	Exceptions	Intercepts
ACDB	UTCB rw	EAX, ECX, EDX, EBX	EAX, ECX, EDX, EBX
BSD	UTCB rw	EBP, ESI, EDI	EBP, ESI, EDI
ESP	UTCB rw	ESP	ESP
EIP	UTCB rw	EIP	EIP, Instruction Length
EFL	UTCB rw	EFLAGS <sup>1</sup>	EFLAGS
DS/ES	UTCB rw	≡	DS, ES (Selector, Base, Limit, Access Rights)
FS/GS	UTCB rw	≡	FS, GS (Selector, Base, Limit, Access Rights)
CS/SS	UTCB rw	≡	CS, SS (Selector, Base, Limit, Access Rights)
TR	UTCB rw	≡	TR (Selector, Base, Limit, Access Rights)
LDTR	UTCB rw	≡	LDTR (Selector, Base, Limit, Access Rights)
<b>GDTR</b>	UTCB rw	≡	GDTR (Base, Limit)
IDTR	UTCB rw	≡	IDTR (Base, Limit)
CR	UTCB rw	≡	CR0, CR2, CR3, CR4
DR	UTCB rw	≡	DR7
SYS	UTCB rw	≡	SYSENTER MSRs (CS, ESP, EIP)
QUAL	UTCB r	Exit Qualifications <sup>2</sup>	Exit Qualifications
CTRL	UTCB w		Execution Controls
INJ	UTCB rw	=	Injection Info, Injection Error Code
STA	UTCB rw	■	Interruptibility State, Activity State
TSC	UTCB rw	=	TSC Value, TSC Offset <sup>3</sup>
<b>EFER</b>	UTCB rw	■	EFER MSR
FPU	Registers	FPU Registers	FPU Registers

Each MTD bit controls the transfer of a subset of the architectural state either to/from the respective fields in the UTCB data area (7.4) or directly in architectural registers, as indicated by the "Type" column. State with access type r can be read from the architectural state into the UTCB. State with access type w can be written from the UTCB into the architectural state.

<sup>&</sup>lt;sup>1</sup>Only the arithmetic flags are writable.

<sup>&</sup>lt;sup>2</sup>The primary exit qualification contains the exception error code. The secondary exit qualification contains the fault address.

<sup>&</sup>lt;sup>3</sup>Reads load the absolute value of the TSC offset into the UTCB. Writes add the value from UTCB to the TSC offset.

## 8.6 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the syscall [3] instruction.

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 8.3.



Figure 8.3: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 8.4.




Figure 8.4: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.

#### Call

## Reply

## **Create Protection Domain**

		Create PD		
$newpd_{[63-8]}$ hypercall <sub>[7-0]</sub>	RDI	<del></del>	RDI	status <sub>[7-0]</sub>
owner	RSI		RSI	=
caps	RDX	syscall	RDX	=
_	RAX		RAX	=
_	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Create Execution Context**

		Create EC		
$newec_{[63-8]} hypercall_{[7-0]}$	RDI		RDI	status <sub>[7-0]</sub>
owner	RSI		RSI	₹
$utcb_{[63-12]} cpu_{[11-0]}$	RDX	syscall	RDX	≡
sp	RAX		RAX	
evt	R8		R8	皇
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Create Scheduling Context**

		Create SC	1	
$newsc_{[63-8]}$ hypercall <sub>[7-0]</sub>	RDI	Create BC	RDI	status <sub>[7-0]</sub>
owner	RSI		RSI	=
ec	RDX	syscall	RDX	=
qpd	RAX		RAX	=
_	R8		R8	=
_ (=)	RCX		RCX	~
	R11		R11	~
-	RSP		RSP	≡
	RIP		RIP	RIP+2

## **Create Portal**

		Create PT		
$newpt_{[63-8]} hypercall_{[7-0]}$	RDI	<u> </u>	RDI	$status_{[7-0]}$
owner	RSI		RSI	≡
ec	RDX	syscall	RDX	≡
mtd	RAX		RAX	<b>=</b>
ip	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2


## **Create Semaphore**

		Create SM		
newsm <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	RDI		RDI	$status_{[7-0]}$
owner	RSI		RSI	≡
counter	RDX	syscall	RDX	≡
_	RAX		RAX	≡
_	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Revoke Capability Range**

		Revoke	1	
hypercall <sub>[7-0]</sub>	RDI	<u> </u>	RDI	status <sub>[7-0]</sub>
crd	RSI		RSI	≝
_	RDX	syscall	RDX	= \
_	RAX		RAX	
_	R8		R8	
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	=
_	RIP		RIP	RIP+2

## **Lookup Capability Range**



## **Execution Context Control**

ec <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	RDI	EC Control	RDI	status <sub>[7-0]</sub>
-	RSI		RSI	≡
-	RDX	syscall	RDX	≡
-	RAX		RAX	≡
-	R8		R8	≡
-	RCX		RCX	~
-	R11		R11	~
-	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Scheduling Context Control**

sc <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	RDI	SC Control	RDI	status <sub>[7-0]</sub>
_	RSI		RSI	time <sub>[63-32</sub>
_	RDX	syscall	RDX	time <sub>[31-0]</sub>
_	RAX		RAX	≡ .
_	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Portal Control**

pt <sub>[63–8]</sub> hypercall <sub>[7–0]</sub>	RDI	PT Control	RDI	status <sub>[7-0]</sub>
pid	RSI		RSI	≡ [/ 0]
_	RDX	syscall	RDX	=
_	RAX		RAX	
_	R8		R8	
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2

## **Semaphore Control**


1 11 22	SM Control		
sm <sub>[63–8]</sub> hypercall <sub>[7–0]</sub> RDI	<del></del>	RDI	status <sub>[7–0]</sub>
$tsc_{[63-32]}$ RSI		RSI	≡
$tsc_{[31-0]}$ RDX	syscall	RDX	=
– RAX		RAX	=
– R8		R8	=
- RCX		RCX	~
– R11		R11	~
– RSP		RSP	≡
- RIP		RIP	RIP+2

## **Assign PCI Device**

		A DCI	1	
pd <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	RDI	Assign PCI	RDI	status <sub>[7-0]</sub>
dev	RSI		RSI	=
rid	RDX	syscall	RDX	≡
_	RAX		RAX	≡
_	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	=
_	RIP		RIP	RIP+2

## **Assign Global System Interrupt**

		Assign GSI		
$sm_{[63-8]}$ hypercall <sub>[7-0]</sub>	RDI		RDI	status <sub>[7-0]</sub>
dev	RSI		RSI	msi_addr
cpu	RDX	syscall	RDX	msi_data
_	RAX		RAX	≡
_	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RSP		RSP	≡
_	RIP		RIP	RIP+2



# A Acronyms

**ABI** Application Binary Interface

**CAP** Capability

**CAP**<sub>0</sub> Null Capability

**CAP**<sub>MEM</sub> Memory Capability

**CAP**<sub>OBJ</sub> Object Capability

 $\mathsf{CAP}_{\mathsf{OBJ}_{\mathsf{EC}}}$  EC Object Capability

**CAP**<sub>OBJ<sub>PD</sub></sub> PD Object Capability

**CAP**<sub>OBJ<sub>PT</sub></sub> PT Object Capability

**CAP**<sub>OBJ<sub>SC</sub></sub> SC Object Capability

**CAP**<sub>OBJ<sub>SM</sub></sub> SM Object Capability

**CAP**<sub>PIO</sub> Port Capability

**CAP**<sub>RP</sub> Reply Capability

**CPU** CPU Number

CRD Capability Range Descriptor

**CRD**<sub>0</sub> Null Capability Range Descriptor

**CRD**<sub>MEM</sub> Memory Capability Range Descriptor

**CRD**<sub>OBJ</sub> Object Capability Range Descriptor

**CRD**<sub>PIO</sub> Port Capability Range Descriptor

CRD<sub>WIND</sub> Capability Receive Window: Delegation

**CRD**<sub>WIN<sub>T</sub></sub> Capability Receive Window: Translation

**DMA** Direct Memory Access

**EC** Execution Context

**ELF** Executable and Linkable Format

**FPU** Floating Point Unit

**GSI** Global System Interrupt

**HIP** Hypervisor Information Page

MSI Message Signaled Interrupt

MTD Message Transfer Descriptor

**IOAPIC** I/O Advanced Programmable Interrupt Controller

IP Instruction PointerPD Protection Domain

**PID** Portal Identifier

PT Portal

**QPD** Quantum Priority Descriptor

SC Scheduling Context

**SEL** Capability Selector

**SEL**<sub>EVT</sub> Event Selector Base

**SEL**<sub>MEM</sub> Memory Capability Selector

**SEL**<sub>OBJ</sub> Object Capability Selector

**SEL**<sub>PIO</sub> Port Capability Selector

SM Semaphore

SP Stack Pointer

UTCB User Thread Control Block

VMM Virtual-Machine Monitor

VM Virtual Machine

# **B** Bibliography

- [1] Advanced Micro Devices. AMD64 Architecture Programmer's Manual Volume 2: System Programming, 2012. Publication Number: 24593.
- [2] Hewlett-Packard Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Ltd., Toshiba Corporation. *Advanced Configuration and Power Interface Specification*, 2011. Revision 5.0.
- [3] Intel Corporation. Intel® 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 3A, 3B and 3C, 2013. Order Number: 325462.
- [4] Udo Steinberg and Bernhard Kauer. NOVA: A Microhypervisor-Based Secure Virtualization Architecture. In *Proceedings of the 5th ACM SIGOPS/EuroSys European Conference on Computer Systems*, pages 209–222. ACM, 2010.

## C Console

The VGA console shows information about the microhypervisor version and architecture, as well as the compiler that was used to build the image. For each physical processor core, the microhypervisor prints information about the topology and the core type. At the bottom of the console, event spinners can optionally be displayed for each core.

```
NOVA Microhypervisor v5-0cb7f70 (x86_32): Aug 3 2012 12:27:17 [gcc 4.8.0]
[ 0] CORE:0:0:0 6:3a:9:1 [12] Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
[ 2] CORE:0:2:0 6:3a:9:1 [12] Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
[ 1] CORE:0:1:0 6:3a:9:1 [12] Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
[ 3] CORE:0:3:0 6:3a:9:1 [12] Intel(R) Core(TM) i7-3770 CPU @ 3.40GHz
                              ↑↑ Microcode Patch Level
                  \uparrow \uparrow\uparrow \uparrow Family : Model : Stepping : Platform
           ↑ ↑ ↑ Package : Core : Thread
 ↑↑ Core Number

↓ RCU Grace Periods

                  ↓↓ · · · Global System Interrupts & Message Signaled Interrupts
               01 0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789AB5DEF
214 C2
               71 0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABC5EF
F14 8A 9
AB4 EA C
               80 0723456784ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEA
```

# **D** Download

The source code of the NOVA microhypervisor and the latest version of this document can be downloaded from GitHub.

https://github.com/udosteinberg/NOVA

