Vectorization

Oliver Heidmann

Arbeitsbereich Wissenschaftliches Rechnen Fachbereich Informatik Fakultät für Mathematik, Informatik und Naturwissenschaften Universität Hamburg

2016-12-22





Oliver Heidmann Vectorization 1/33

Structure

- 1 The problem
- 2 What is vectorization?
- **3** What can we vectorize?
- 4 Vectorizing code
- 5 Conclusion
- 6 Literature

Oliver Heidmann 2/33 Vectorization

The problem

The Program:

Simulation/Game/Analytics which processes huge amounts of data.

The Problem:

The execution time is too high.

From benchmarks we see that we are not using

100% of our CPU capability.

What can we do?

Oliver Heidmann Vectorization 3 / 33

The problem

- manual optimizations
- parallelization

But we still are below our CPU capabilities.

Oliver Heidmann Vectorization 4 / 33

What we forgot

The problem

- manual optimizations
- parallelization
- => vectorization <=</p>

Flops calculation:

#Cores * Clock * #Operations per Cycle * VectorSize/32bit * 2

Oliver Heidmann Vectorization 5/33 What is Vectorization?

Vectorization allows us to process multiple values in one instruction.


How is that possible?

vector units

Oliver Heidmann Vectorization 6 / 33

What are those units?

- special computation units
- based on the SIMD (Single Instruction Multiple Data) principle
- calculate multiple results from multiple inputs in one instruction



Oliver Heidmann Vectorization 7/33 Vector Registers

Vectorization

What is Vectorization?

Vectorization allows us to process multiple values in one instruction.

How is that possible?

- vector units
- vector registers

Oliver Heidmann 8 / 33 Vectorization

Vector Registers

Vector Registers

- extra registers on the CPU
- can store and load multiple values at once


For 256-bit wide vector registers

| (Unsigned) Int8 | 1 2 3 4 5 6 7 8 | 9 10 11 12 13 14 15 16 | 17 18 19 20 21 22 23 24 | 25 26 27 28 29 30 31 32 |
|--------------------------------|-----------------|------------------------|-------------------------|-------------------------|
| (Unsigned) Int16 | 1 2 3 4 | 5 6 7 8 | 9 10 11 12 | 13 14 15 16 |
| (Unsigned) Int32 Float32 | 1 2 | 3 4 | 5 6 | 7 8 |
| Float 64 | 1 | 2 | 3 | 4 |
| Int 128 | | 1 | | 2 |

Oliver Heidmann Vectorization 9 / 33

Vector Registers

What is vectorization? 000000000000



Vectorization

What is Vectorization?

Vectorization allows us to process multiple values in one instruction.

How is that possible?

- vector units
- vector registers
- extended set of CPU instructions

Oliver Heidmann Vectorization 11 / 33

Extended CPU vector instructions

The vector instructions

- extra instructions to use the vector units/registers
- depend on CPU architecture
- different register widths per architecture
- different extensions through time

Oliver Heidmann Vectorization 12 / 33

Extended CPU vector instructions

Important differences between instruction sets:

- SSE(Streaming SIMD Extensions)
 - only single precision floats
 - 8 128-bit vector registers
 - first supported by intel pentium 3

Oliver Heidmann Vectorization 13 / 33

Extended CPU vector instructions

Important differences between instruction sets:

- SSE(Streaming SIMD Extensions)
 - only single precision floats
 - 8 128-bit vector registers
 - first supported int intel pentium 3
- SSF2
 - added support for 16-bit short, 32-int. 64-double-precision and 64-int
 - added 8 new vector registers for x64

Important differences between instruction sets:

- SSE(Streaming SIMD Extensions)
 - only single precision floats
 - 8 128-bit vector registers
 - first supported int intel pentium 3
- SSE2
 - added support for 16-bit short, 32-int, 64-double-precision and 64-int
 - added 8 new vector registers for x64
- AVX/AVX2(Advanced Vector Extensions)
 - now 256-bit registers
 - added three-operand SIMDs
 - added gather support

Oliver Heidmann Vectorization 15/33 What is Vectorization?

Vectorization allows us to process multiple values in one instruction.

How is that possible?

- vector units
- vector registers
- extended set of CPU instructions

Oliver Heidmann Vectorization 16/33 All in all

What speedup can we expect?

| type-width | 128-bit | 256-bit |
|------------|---------|---------|
| 8 | 1600% | 3200% |
| 16 | 800% | 1600% |
| 32 | 400% | 800% |
| 64 | 200% | 400% |

Real speedup will not be as huge

- overhead from loops
- cache misses/ memory access times
- data layout not perfect

Oliver Heidmann Vectorization 17 / 33

All in all

Vectorization

What is Vectorization?

Vectorization allows us to process multiple values in one instruction.

How is that possible?

- vector units
- vector registers
- extended set of CPU instructions
- everything implemented in silicon

The effect:

huge speedups

Oliver Heidmann Vectorization 18 / 33 Code requirements

What makes my code eligible for vectorization?

- calculations over arrays
- code must be in the innermost loop
- no if branches
- only inlined functions
- continuous data chunks

Oliver Heidmann Vectorization 19 / 33

Data organisation

```
Context: distance vector = pos1 - pos2
         struct vector
         ₹
              float x;
              float y;
              float z;
```

```
struct particle
{
    vector pos;
    vector velo;
    vector accel;
```

This will not work well

data is not coherent.

Oliver Heidmann Vectorization 20/33 data organisation

Data organisation


```
Context: distance vector = pos1 - pos2
        struct vectors
                                       struct particles
        ₹
             float x[particle_cnt];
                                         vectors pos;
             float y[particle cnt];
                                         vectors velo;
             float z[particle cnt];
                                         vectors accel;
        }
```

This will work well

data is now coherent.


Oliver Heidmann Vectorization 21/33 data organisation





Vector register

Chache line



Vector register

How can I use vectorization?

The compiler does that for us if we tell it.

Example for gcc:

- gcc standard optimizations do not vectorize
- O3 enables auto vectorization.
- -O3 does it by using the -ftree-vectorize flag
- -fopt-info-vec enables vectorization report
- -save-temps saves the temporary files eg. assembler code

Oliver Heidmann Vectorization 23 / 33

Vectorizing code •000000

```
void test(float * vec1, float * vec2, float * res) {
    for (unsigned long i = 0; i < vector_size; i++) {</pre>
        res[i] += vec2[i] * vec1[i]:
    }
```

Oliver Heidmann Vectorization 24 / 33

- program checks for overlapping arrays parts
- program needs to check for aliasing

The restrict keyword:

Tells the compiler that the pointers are not aliased.

Meaning that the (sub)arrays are not overlapping or the same.

Oliver Heidmann Vectorization 25 / 33

Vectorizing code 00000000

```
void test(float *_restrict vec1,
          float *__restrict vec2,
          float *_restrict res) {
    for (unsigned long i = 0; i < vector_size; i++) {</pre>
        res[i] += vec2[i] * vec1[i];
```

Example Vectorization

needs information about type boundaries

_attribute___((___aligned___(type_size))) :

Tells the compiler the size of the type in bit.

So that it is known how big a to be loaded bit word is.

Otherwise size will be checked at runtime.

Oliver Heidmann Vectorization 27 / 33

Vectorizing code 0000000

```
constexpr size_t float_size = sizeof(float) * 8;
typedef float float_32 __attribute__((__aligned__(float_size)));
float_32 *vec1;
float 32 *vec2;
float_32 *res;
void test(float_32 *_restrict vec1,
          float 32 *_restrict vec2,
          float 32 * restrict res)
{
    for (unsigned long i = 0; i < vector_size; i++) {</pre>
        res[i] += vec2[i] * vec1[i];
```

Vectorizing code 0000000

```
void test(float_32 * vec1,
          float_32 * vec2,
          float_32 * res)
#pragma omp simd aligned(vec1, vec2, res:32)
    for (unsigned long i = 0; i < vector_size; i++) {</pre>
        res[i] += vec2[i] * vec1[i];
```

0000000

Some other usefull omp commands

- collapse(x) collapses nested for loops into one loop
- unroll(x) loop unrolling hint

commands can be combined with parallelization pragmas e.g:

#pragma omp for simd aligned(var, var2:32)

Oliver Heidmann Vectorization 30 / 33

Vectorization: Pros/Cons

Pros:

- depending on numeric type we can gain huge to immense speedup
- most modern systems support vectorization
- no extra cost for new hardware
- no extra software needed

Cons:

- complicated to implement for object oriented design
- exact result only visible in assembler code

Oliver Heidmann Vectorization 31 / 33

Conclusion

Conclusion

- vectorization is a from of optimization
 - supported by modern compilers (gcc 4.6 and onward)
 - supported in modern hardware
 - when done right gives immense speedup
- Vectorizing
 - compiler does it for us
 - if it gets enough info
 - needs coherent data layout

Oliver Heidmann Vectorization 32 / 33

- talk about vectorization by Ulrich Drepper https://www.youtube.com/watch?v=DXPfE2jGqg0
- talk about vectorization by James Reinders https: //www.youtube.com/watch?v=hyZMssi_gZY&t=1640s
- Article about auto vectorization (caution! for gcc 4.7) https://locklessinc.com/articles/vectorize/
- AMD's 3DNow! wikipedia page https://en.wikipedia.org/wiki/3DNow!
- SSE2 wikipedia page https://en.wikipedia.org/wiki/SSE2
- AVX2 wikipedia page https://en.wikipedia.org/wiki/Advanced Vector

Oliver Heidmann Vectorization 33 / 33