
- Power Dissipation . . . 40 mW Max
- Advanced LinEPIC[™] Single-Poly Process Provides Close Capacitor Matching for Better Accuracy
- Fast Parallel Processing for DSP and μP Interface
- Either External or Internal Clock Can Be Used
- Conversion Time . . . 6 μs
- Total Unadjusted Error . . . ±1 LSB Max
- CMOS Technology

description


The TLC1550x and TLC1551 are data acquisition analog-to-digital converters (ADCs) using a 10-bit, switched-capacitor, successive-approximation network. A high-speed, 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor (μ P) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). Separate power terminals for the analog and digital portions minimize noise pickup in the supply leads. Additionally, the digital power is divided into two parts to separate the lower current logic from the higher current bus drivers. An external clock can be applied to CLKIN to override the internal system clock if desired.

The TLC1550I and TLC1551I are characterized for operation from -40° C to 85°C. The TLC1550M is characterized over the full military range of -55° C to 125°C.

J[†] OR DW PACKAGE (TOP VIEW)



† Refer to the mechanical data for the JW package.



NC - No internal connection

AVAILABLE OPTIONS

	PACKAGE								
TA	CERAMIC CHIP CARRIER (FK)	PLASTIC CHIP CARRIER (FN)	CERAMIC DIP (J)	SOIC (DW)					
-40°C to 85°C	_	TLC1550IFN TLC1551IFN	_	TLC1550IDW TLC1551IDW					
-55°C to 125°C	TLC1550MFK	_	TLC1550MJ	_					



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinEPIC is a trademark of Texas Instruments.



SLAS043G - MAY 1991 - REVISED NOVEMBER 2003


functional block diagram



typical equivalent inputs

INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE

INPUT CIRCUIT IMPEDANCE DURING HOLD MODE



Terminal Functions

TERMINAL			
NAME	NO.†	NO.‡	DESCRIPTION
ANLG GND	4	3	Analog ground. The reference point for the voltage applied on terminals ANLG V _{DD} , AIN, REF+, and REF
AIN	5	4	Analog voltage input. The voltage applied to AIN is converted to the equivalent digital output.
ANLG V _{DD}	6	5	Analog positive power supply voltage. The voltage applied to this terminal is designated V _{DD3} .
CLKIN	26	22	Clock input. CLKIN is used for external clocking instead of using the internal system clock. It usually takes a few microseconds before the internal clock is disabled. To use the internal clock, CLKIN should be tied high or left unconnected.
CS	25	21	Chip-select. CS must be low for RD or WR to be recognized by the A/D converter.
D0	13	11	Data bus output. D0 is bit 1 (LSB).
D1	14	12	Data bus output. D1 is bit 2.
D2	16	13	Data bus output. D2 is bit 3.
D3	17	14	Data bus output. D3 is bit 4.
D4	18	15	Data bus output. D4 is bit 5.
D5	19	16	Data bus output. D5 is bit 6.
D6	20	17	Data bus output. D6 is bit 7.
D7	21	18	Data bus output. D7 is bit 8.
D8	23	19	Data bus output. D8 is bit 9.
D9	24	20	Data bus output. D9 is bit 10 (MSB).
DGTL GND1	7	6	Digital ground 1. The ground for power supply DGTL V _{DD1} and is the substrate connection
DGTL GND2	9	7	Digital ground 2. The ground for power supply DGTL V _{DD2}
DGTL V _{DD1}	10	8	Digital positive power-supply voltage 1. DGTL V _{DD1} supplies the logic. The voltage applied to DGTL V _{DD1} is designated V _{DD1} .
DGTL V _{DD2}	11	9	Digital positive power-supply voltage 2. DGTL V _{DD2} supplies only the higher-current output buffers. The voltage applied to DGTL V _{DD2} is designated V _{DD2} .
EOC	12	10	End-of-conversion. \overline{EOC} goes low indicating that conversion is complete and the results have been transferred to the output latch. \overline{EOC} can be connected to the μP - or DSP-interrupt terminal or can be continuously polled.
RD	28	24	Read input. When $\overline{\text{CS}}$ is low and $\overline{\text{RD}}$ is taken low, the data is placed on the data bus from the output latch. The output latch stores the conversion results at the most recent negative edge of $\overline{\text{EOC}}$. The falling edge of $\overline{\text{RD}}$ resets $\overline{\text{EOC}}$ to a high within the $t_{d}(\overline{\text{EOC}})$ specifications.
REF+	2	1	Positive voltage-reference input. Any analog input that is greater than or equal to the voltage on REF+ converts to 1111111111. Analog input voltages between REF+ and REF – convert to the appropriate result in a ratiometric manner.
REF-	3	2	Negative voltage reference input. Any analog input that is less than or equal to the voltage on REF – converts to 0000000000.
WR	27	23	Write input. When $\overline{\text{CS}}$ is low, conversion is started on the rising edge of $\overline{\text{WR}}$. On this rising edge, the ADC holds the analog input until conversion is completed. Before and after the conversion period, which is given by t_{CONV_1} the ADC remains in the sampling mode.



[†] Terminal numbers for FK and FN packages. ‡ Terminal numbers for J, DW, and NW packages.

SLAS043G - MAY 1991 - REVISED NOVEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD1} , V _{DD2} , and V _{DD3} (see Note 1)	6.5 V
Input voltage range, V _I (any input)	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Output voltage range, V _O	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Peak input current (any digital input)	±10 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T _A : TLC1550I, TLC1551I	40°C to 85°C
TLC1550M	55°C to 125°C
Storage temperature range, T _{stq}	65°C to 150°C
Case temperature for 10 seconds: FK or FN package	
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: J or NW package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD1} , V _{DD2} , V _{DD3}		4.75	4.75 5 5.5 VDD3 0 VDD3 0 VDD3 2 0.8 0.5 7.8 1 0 0 40% of period 80% of period		
Positive reference voltage, V _{REF+} (see Note 2)		4.75 5 5.5 VDD3 0 VDD3 0 VDD3 0 0 0 0 0 0 0 0 0 0 0 40% of 80% of		V	
Negative reference voltage, V _{REF} (see Note 2)		0		V	
Differential reference voltage, V _{REF+} – V _{REF-} (see Note 2)	4.75 5 5.5 10 te 2)			V	
Analog input voltage range		0		V _{DD3}	V
High-level control input voltage, VIH		2			V
Low-level control input voltage, V _{IL}			0.8	V	
Input clock frequency, f(CLKIN)	0.5		7.8	MHz	
Setup time, CS low before WR or RD goes low, t _{SU(CS)}	0			ns	
Hold time, CS low after WR or RD goes high, th(CS)	e voltage, VREF+ (see Note 2) VDD3 de voltage, VREF- (see Note 2) 0 nce voltage, VREF+ − VREF- (see Note 2) VDD3 de ge range 0 VDD3 de input voltage, VIH 2 de input voltage, VIL 0.8 de input voltage, VIL 0.5 7.8 de input voltage, VIL 0.5 0.5 de input voltage,				
WR or RD pulse duration, t _{W(WR)}	re reference voltage, V_{REF+} (see Note 2) ve reference voltage, V_{REF-} (see Note 2) ontial reference voltage, $V_{REF+} - V_{REF-}$ (see Note 2) on input voltage range over control input voltage, V_{IH} vel control input voltage, V_{IL} clock frequency, $f_{(CLKIN)}$ time, \overline{CS} low before \overline{WR} or \overline{RD} goes low, $f_{SU}(CS)$ one, \overline{CS} low after \overline{WR} or \overline{RD} goes high, $f_{IL}(CS)$ \overline{RD} pulse duration, $f_{IL}(CS)$ clock low pulse duration, $f_{IL}(CS)$ f_{I				
Input clock low pulse duration, t _W (L-CLKIN)					
On another two air to an another T.	TLC155xl	-40		85	°C
Operating free-air temperature, 1A	TLC1550M	-55	VDD3 0 VDD3 0 VDD3 0 VDD3 2 0.8 5.7.8 0 0 0 0 of 80% of od period 0 85	C	

NOTE 2: Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF- convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V.



NOTE 1: V_{DD1} is the voltage measured at DGTL V_{DD1} with respect to DGND1. V_{DD2} is the voltage measured at DGTL V_{DD2} with respect to the DGND2. V_{DD3} is the voltage measured at ANLG V_{DD} with respect to AGND. For these specifications, all ground terminals are tied together (and represent 0 V). When V_{DD1}, V_{DD2}, and V_{DD3} are equal, they are referred to simply as V_{DD}.

SLAS043G - MAY 1991 - REVISED NOVEMBER 2003

electrical characteristics over recommended operating free-air temperature range, $V_{DD} = V_{REF+} = 4.75 \text{ V}$ to 5.5 V and $V_{REF-} = 0$ (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP [†]	MAX	UNIT
Vон	High-level output voltage		$V_{DD} = 4.75 V$,	I _{OH} = -360 μA	2.4			V
V	Lave lavel autout valtage		V _{DD} = 4.75 V,	T _A = 25°C			0.4	V
VOL	Low-level output voltage		$I_{OL} = 2.4 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.5	
	0" "		$V_O = V_{DD}$	CS and RD at V _{DD}			10	
loz	Off-state (high-impedance-sta	ate) output current	V _O = 0,			-10	μΑ	
lιΗ	High-level input current		$V_I = V_{DD}$			0.005	2.5	μΑ
I _I L	Low-level input current (exce	ot CLKIN)	V _I = 0		-2.5	-0.005		μΑ
I _I L	Low-level input current (CLKI	N)			-50	-50		μΑ
	0		V _O = 5 V,	T _A = 25°C	7	14		
IOS Short-circuit output current			$V_{O} = 0,$	T _A = 25°C		-12	-6	mA
I(DD)	Operating supply current		CS low and RD	high		2	8	mA
	Innut conscitones	Analog inputs	Coo timinal agui	volent inpute TLC4FE0/41		60	90*	~F
Ci	Input capacitance	Digital inputs	See typical equi	valent inputs TLC1550/1I		5	15*	pF

 $[\]ensuremath{^{\star}}$ On products compliant to MIL-STD-883, Class B, this parameter is not production tested.

[†] All typical values are at $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SLAS043G - MAY 1991 - REVISED NOVEMBER 2003

operating characteristics over recommended operating free-air temperature range with internal clock and minimum sampling time of 4 μ s, $V_{DD} = V_{REF+} = 5$ V and $V_{REF-} = 0$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T _A †	MIN	TYP [‡]	MAX	UNIT	
		TLC1550I		Full range			±0.5		
_	12	TLC1551I		Full range			±1	LSB	
EL		TI 04550M	See Note 3	25°C			±0.5		
		TLC1550M		Full range			±1		
		TLC1550I		Full range			±0.5		
		TLC1551I		Full range			±1		
EZS	Zero-scale error	TI 0455014	See Notes 2 and 4	25°C			±0.5	LSB	
		TLC1550M		Full range			±1		
		TLC1550I		Full range	±1 ±0.5 ±1 ±0.5 ±1 ±0.5 ±1 ±0.5 ±1 ±0.5 ±1 ±0.5 ±1 ±0.5 ±1 ±0.5 5 ±1				
EFS Full-scale error		TLC1551I	7	Full range			±1	LSB	
	Full-scale error	TI 0455014	See Notes 2 and 4	25°C			±0.5		
		TLC1550M		Full range			±1		
		TLC1550I		Full range			±0.5	LSB	
	Total unadjusted error	TLC1551I	See Note 5	Full range			±1		
		TLC1550M		25°C			±1		
t _C	Conversion time		fclock(external) = 4.2 MHz or internal clock				6	μs	
ta(D)	Data access time after RD go	es low					35	ns	
t _V (D)	TLC1550M Conversion time Data access time after RD goes low Data valid time after RD goes high	7		5			ns		
t _{dis(D)}	Disable time, delay time from impedance	RD high to high	See Figure 3				30	ns	
t _d (EOC)	Delay time, RD low to EOC hi	gh			0	15		ns	


[†] Full range is -40° C to 85° C for the TL155xI devices and -55° C to 125° C for the TLC1550M.

- NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V.
 - 3. Linearity error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value after zero-scale error and full-scale error have been removed.
 - 4. Zero-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified zero scale. Full-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified full scale.
 - 5. Total unadjusted error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value. It includes contributions from zero-scale error, full-scale error, and linearity error.



[‡] All typical values are at $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



V_{cp} = voltage commutation point for switching between source and sink currents

NOTE A: Equivalent load circuit of the Teradyne A500 tester for timing parameter measurement

Figure 1. Test Load Circuit



APPLICATION INFORMATION

simplified analog input analysis

Using the circuit in Figure 2, the time required to charge the analog input capacitance from 0 to V_S within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{C} = V_{S} \left(1 - e^{-t_{C}/R_{t}C_{i}} \right)$$
 (1)

Where:

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C (1/2 LSB) = V_S - (V_S/1024)$$
 (2)

Equating equation 1 to equation 2 and solving for time t_c gives

$$V_{S} - (V_{S}/512) = V_{S}(1 - e^{-t_{C}/R_{t}C_{i}})$$
 (3)

and


$$t_{c} (1/2 LSB) = R_{t} \times C_{i} \times ln(1024)$$

$$\tag{4}$$

Therefore, with the values given, the time for the analog input signal to settle is

$$t_{\rm C} (1/2 \text{ LSB}) = (R_{\rm S} + 1 \text{ k}\Omega) \times 60 \text{ pF} \times \ln(1024)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V_I = Input voltage at AIN

V_S = External driving source voltage

R_S = Source resistance

r_i = Input resistance

C_i = Input capacitance

† Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R_S must be real at the input frequency.

Figure 2. Input Circuit Including the Driving Source



PRINCIPLES OF OPERATION

The operating sequence for complete data acquisition is shown in Figure 3. Processors can address the TLC1550 and TLC1551 as an external memory device by simply connecting the address lines to a decoder and the decoder output to \overline{CS} . Like other peripheral devices, the write (\overline{WR}) and read (\overline{RD}) input signals are valid only when \overline{CS} is low. Once \overline{CS} is low, the onboard system clock permits the conversion to begin with a simple write command and the converted data to be presented to the data bus with a simple read command. The device remains in a sampling (track) mode from the rising edge of \overline{EOC} until conversion begins with the rising edge of \overline{WR} , which initiates the hold mode. After the hold mode begins, the clock controls the conversion automatically. When the conversion is complete, the end-of-conversion (\overline{EOC}) signal goes low indicating that the digital data has been transferred to the output latch. Lowering \overline{CS} and \overline{RD} then resets \overline{EOC} and transfers the data to the data bus for the processor read cycle.




Figure 3. TLC1550 or TLC1551 Operating Sequence







9-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC1550IDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1550I	Samples
TLC1550IDWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1550I	Samples
TLC1550IDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1550I	Samples
TLC1550IDWRG4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85	TLC1550I	Sample
TLC1550IFN	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1550IFN	Sample
TLC1550IFNG4	ACTIVE	PLCC	FN	28		TBD	Call TI	Call TI	-40 to 85	TLC1550IFN	Sample
TLC1550IFNR	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1550IFN	Sample
TLC1550INW	OBSOLETE	PDIP	NW	24		TBD	Call TI	Call TI	-40 to 85		
TLC1550MFKB	OBSOLETE	E LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
TLC1550MJ	OBSOLETE	E CDIP	J	24		TBD	Call TI	Call TI	-55 to 125		
TLC1550MJB	OBSOLETE	E CDIP	J	24		TBD	Call TI	Call TI	-55 to 125		
TLC1551IDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1551I	Sample
TLC1551IDWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1551I	Sample
TLC1551IDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1551I	Sample
TLC1551IDWRG4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85	TLC1551I	Sample
TLC1551IFN	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1551IFN	Sample
TLC1551IFNG4	ACTIVE	PLCC	FN	28	37	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC1551IFN	Sample

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



PACKAGE OPTION ADDENDUM

9-May-2014

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4040084/C 10/97

J (R-GDIP-T**)

24 PINS SHOWN

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

OMAP Applications Processors www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity