# **Optimizing for Multicores**

Erik Hagersten Uppsala University, Sweden eh@it.uu.se



# Optimizing for the memory system: What is the potential gain?

- Latency difference L1\$ and mem: ~50x
- Bandwidth difference L1\$ and mem: ~20x
- Execute from L1\$ instead from mem ==> 50-150x improvement
- At least a factor 2-4x is within reach





## Optimizing for cache performance

- Keep the active footprint small
- Use the entire cache line once it has been brought into the cache
- Fetch a cache line prior to its usage
- Let the CPU that already has the data in its cache do the job
- ...



# Final cache lingo slide

- Miss ratio: What is the likelihood that a memory access will miss in a cache?
- Miss rate: D:o per time unit, e.g. per-second, per-1000-instructions
- Fetch ratio/rate\*): What is the likelihood that a memory access will cause a fetch to the cache [including HW prefetching]
- Fetch utilization\*): What fraction of a cacheline was used before it got evicted
- Writeback utilization\*): What fraction of a cacheline written back to memory contains dirty data
- Communication utilization\*): What fraction of a communicated cacheline is ever used?




\*) This is Acumem-ish language



# What can go Wrong? A Simple Example...

Perform a diagonal copy 10 times






# Example: Loop order

```
//Optimized Example A for (i=1; i<N; i++) {
```

```
for (j=1; j<N; j++) {
```


A[i][j]= A[i-1][j-1];

}




#### //Unoptimized Example A

```
for (j=1; j<N; j++) {
  for (i=1; i<N; i++) {
    A[i][j] = A[i-1][j-1];
  }
```





# Performance Difference: Loop order




**Demo Time!** 

**ThreadSpotter** 



## **Example 1: The Same Application Optimized**



Optimization can be rewarding, but costly...

- Require expert knowledge about MC and architecture
- Weeks of wading through performance data

→This fix required one line of code to change




# Example: Sparse data usage

```
//Optimized Example A

for (i=1; i<N; i++) {

   for (j=1; j<N; j++) {

       A_d[i][j]= A_d[i-1][j-1];
   }
}
```




```
//Unoptimized Example A

for (i=1; i<N; i++) {


   for (j=1; j<N; j++) {

       A[i][j].d = A[i-1][j-1].d;
   }
}
```





# Performance Difference: **Sparse Data**




**Array side** 

**Parallel** Comp. 2012

Dept of Information Technology www.it.uu.se



## **Example 2: The Same Application Optimized**



Looks like a perfect scalable application! Are we done?

→ Duplicate one data structure

**Demo Time!** 


Cigar Original code



### **Example: Sparse data allocation**

```
sparse_rec sparse [HUGE];

for (int j = 0; j < HUGE; j++)
{
    sparse[j].a = 'a'; sparse[j].b = 'b'; sparse[j].c = 'c'; sparse[j].d = 'd'; sparse[j].e = 'e';
    sparse[j].f1 = 1.0; sparse[j].f2 = 1.0; sparse[j].f3 = 1.0; sparse[j].f4 = 1.0; sparse[j].f5 = 1.0;
}</pre>
```



```
struct dense_rec
struct sparse_rec
{
                                              //size 48B
            // size 80B
                                             double f1;
            char a;
                                             double f2:
            double f1:
                                              double f3:
            char b;
                                             double f4;
            double f2;
                                             double f5;
            char c;
                                             char a;
            double f3;
                                             char b;
            char d:
                                             char c;
            double f4;
                                             char d;
            char e;
                                             char e;
            double f5;
                                 };
};
```



# **Loop Merging**

```
/* Unoptimized */
for (i = 0; i < N; i = i + 1)
  for (j = 0; j < N; j = j + 1)
       a[i][j] = 2 * b[i][j];
for (i = 0; i < N; i = i + 1)
  for (j = 0; j < N; j = j + 1)
       c[i][j] = K * b[i][j] + d[i][j]/2
/* Optimized */
for (i = 0; i < N; i = i + 1)
  for (j = 0; j < N; j = j + 1)
       a[i][j] = 2 * b[i][j];
       c[i][j] = K * b[i][j] + d[i][j]/2;
```


**Parallel** Comp. 2012

#### **Demo Time!**

#### **Libquantum** Original code Optimized code Loop merging




# Padding of data structures




Dept of Information Technology www.it.uu.se

#### Generic Cache:






# Padding of data structures



allocate more memory than needed


#### Generic Cache:









# **Blocking**







Parallel Comp. 2012

**OPT 16** 



# **Blocking**

```
/* Optimized ARRAY: X = Y * Z */
for (jj = 0; jj < N; jj = jj + B)
for (kk = 0; kk < N; kk = kk + B)
for (i = 0; i < N; i = i + 1)
  for (j = jj; j < min(jj+B,N); j = j + 1)
       {r = 0;}
        for (k = kk; k < min(kk+B,N); k = k + 1)
               r = r + y[i][k] * z[k][j];
        x[i][j] += r;
       };
                                                 First block
     Partial solution
                                                          Second block
X:
                      Y:
                                             k
```



## **Blocking: the Movie!**

```
/* Optimized ARRAY: X = Y * Z */
        for (jj = 0; jj < N; jj = jj + B)
                                                              /* Loop 5 */
        for (kk = 0; kk < N; kk = kk + B)
                                                              /* Loop 4 */
        for (i = 0; i < N; i = i + 1)
                                                              /* Loop 3 */
           for (j = jj; j < min(jj+B,N); j = j + 1)
                                                              /* Loop 2 */
                {r = 0;}
                 for (k = kk; k < min(kk+B,N); k = k + 1) /* Loop 1 */
                       r = r + y[i][k] * z[k][j];
                 x[i][i] += r;
                                                             Second block
                };
Partial solution
                                                     First block
                                  kk+B
                              kk
                                                kk+l
      1
```

k

**OPT 18** 

Parallel Comp. 2012

Dept of Information Technology www.it.uu.se

© Erik Hagersten| user.it.uu.se/~eh



# **SW Prefetching**

```
/* Unoptimized */
for (j = 0; j < N; j++)
    for (i = 0; i < N; i++)
        x[j][i] = 2 * x[j][i];

/* Optimized */
for (j = 0; j < N; j++)
    for (i = 0; i < N; i++)
        PREFETCH x[j+1][i]
        x[j][i] = 2 * x[j][i];</pre>
```

(Typically, the HW prefetcher will successfully prefetch sequential streams)




# Cache Waste

```
/* Unoptimized */
for (s = 0; s < ITERATIONS; s++){
  for (i = 0; i < HUGE; i++)
       x[j] = x[j+1]; /* will hog the cache but not benefit*/
  for (i = 0; i < SMALLER THAN CACHE; i++)
       y[i] = y[i+1]; /* will be evicted between usages /*
/* Optimized */
for (s = 0; s < ITERATIONS; s++){}
  for (j = 0; j < HUGE; j++) {
       PREFETCH NT x[j+1] /* will be installed in L1, but not L3 (AMD) */
        x[j] = x[j+1];
  for (i = 0; I < SMALLER THAN CACHE; i++)
       y[i] = y[i+1]; /* will always hit in the cache*/
```

Parallel Comp. 2012


→ Also important for single-threaded applications if they are co-scheduled and share cache with other applications.


# Categorize and avoiding cache waste





# **Example: Hints to avoid cache pollution** (non-temporal prefetches)







### Coherence traffic

#### ORIG:

### Thread 0: Child:

```
int a, total;
spawn_child()
for (int i; i< HUGE; i++) {
    /* do some work*/
    /* do some work*/
    a++;
    a++;
}
join()
total = a;</pre>
```

#### OPT:

#### Thread 0:

#### Child:

```
int a, total;
spawn_child()
for (int i; i< HUGE; i++) {
    /* do some work */
    a++;
}
join()
total += a;</pre>
int b;
for (int i; i< HUGE; i++) {
    /* do some work */
    b++;
}
total += a;
```



### False sharing

#### ORIG:

#### Thread 0:

#### Child:

```
int a, b;
spawn_child()
for (int i; i< HUGE; i++) {
    ...
    b++;
    a++;
}
join()
total = a + b;</pre>
```

#### OPT:

#### Thread 0:

#### Child:



### **Coherence Utilization**

struct \	/ec_type
	int a
	int b
	int c
	int d
	int e
	int f;
<b>}</b> ;	

x[0]	x[	12		>	<u> </u>
abcdef	ab	cd	ef	a	b

#### ORIG:

#### Thread 0:


```
vec type x[HUGE];
for (int i; i< HUGE; i++) {</pre>
   x[i].a++;
                                       \rightarrow for (int i; i< HUGE; i++) {
spawn child()
```

#### Child (Thread 1)

```
y[i] = x[i].a;
join() ←
```



# 1. Optimize for Cache/Memory



Dept of Information Technology www.it.uu.se

#### 1<sup>st</sup> Order MC Performance Problems


- Limited cache capacity
- Deep cache hierarchy
- Slow DRAM latency
- Low DRAM bandwidth

### Issues to deal with:

- Data allocation schema
- Temporal data re-use
- Spatial data usage
- Cache utilization
- HW/SW prefetching issues



### 2. Remove Cache Waste



#### 1<sup>st</sup> Order MC Performance Problems

- Additional multicore issues:
  - Even less cache resources per application
  - Sharing of cache resources
  - Wasted cache usage

### Issues to deal with


All previous issues and:

- Cache sharing effects
- Cache pollution side-effects
- Optimal usage of cache resources

...



# 3. Optimize Parallel Code




#### 1<sup>st</sup> Order MC Performance Problems

- Thread interaction
  - Coherence traffic
  - Producer/consumer sharing
  - False sharing ...

# UPPSALA UNIVERSITET

## 3. Optimize Parallel Code



#### 1st Order MC Performance Problems

- Thread interaction
  - Coherence traffic
  - Producer/consumer sharing
  - False sharing ...


### Issues to deal with

All previous issues and:

- Allocation/division of shared data
- Inter-thread data dependence
- Inter-thread cache sharing
- Communication patterns



## 4. Place Threads/Memory



#### 1st Order MC Performance Problems

- Core2 Quad, Magny Cours, Multisocket
- Non-uniform memory access (NUMA)
- Non-uniform communication cost (NUCA)
- Higher costs everywhere...

### Issues to deal with:

All previous issues become more important, plus

- Job scheduling issues
- Thread to core binding issues
- Memory placement issues



# Some performance tools

#### Free licenses

- Oprofile
- GNU: gprof
- AMD: code analyst
- Google performance tools
- Virtual Inst: High Productivity Supercomputing (<a href="http://www.vi-hps.org/tools/">http://www.vi-hps.org/tools/</a>)

#### Not free

- Intel: Vtune and many more
- ThreadSpotter (of course<sup>©</sup> )
- HP: Multicore toolkit (some free, some not)





Research Center

- Uppsala Programming for Multicore Architecture Center
- 62 MSEK grant / 10 years [\$9M/10y] + related additional grants at UU = 130MSEK
- Research areas:

Frik: \* Performance modeling

- New parallel algorithms
- Scheduling of threads and resources
- Testing & verification
- Language technology
- MC in wireless and sensors

# Multi-threaded Case Study: Gauss-Seidel on Multicores

From Wallin et al, ICS 2006



# Criteria for HPC Algorithms

#### Past:


- Minimize communication
- Maximize scalability (1000s of CPUs)
- Optimize for Multicore chip:
  - On-chip communication is "for free"
  - **★** Scalability is limited to ~10 threads
  - The caches are tiny
  - Memory bandwidth is the bottleneck

### → Data locality is key!



# **Example: Gauss Seidel**

Mission: "Maximize the parallelism and minimize the inter-thread communication"




LOOP: UPDATE ALL POINTS IF (convergence\_test) <done>

**Parallel** Comp. 2012

(Longer explanation: Finding a Door in the Memory Wall @ HPCWire) **OPT 35** 




# Running on a Multisocket





## State-of-the-art: Removing Dependence: Red/Black




#### LOOP:

UPDATE ALL RED POINTS
UPDATE ALL BLACK POINTS
IF (convergence\_test)
<done>



## State-of-the-art: Red/Black, Parallelism = N<sup>2</sup>/2



LOOP:

IN PARALLEL: UPDATE ALL RED POINTS

<barrier>

IN PARALELL: UPDATE ALL BLACK POINTS

<br/>
<br/>
darrier>

IF (convergence\_test)

<done>

Limited communication ©

N<sup>2</sup>/2 parallelism ©


Done!

OPT

Only one problem...



## Only One Problem: Performance




Parallel Comp. 2012

**OPT 39** 



## Back to the drawing board: Temporal blocking for seq. code

Communication is "for free" and moderate parallelism is OK Priority 1: limit bandwidth needs!



LOOP:

LOOP:

UPDATE ALL POINTS IN ACTIVE REGION SLIDE DOWN THE REGION

IF (convergence\_test)

<done>


Parallel Comp. 2012

**OPT 40** 



## Back to the drawing board: Temporal blocking for seq. code

Communication is "for free" and moderate parallelism is OK Priority 1: limit bandwidth need!



LOOP:

LOOP:

UPDATE ALL POINTS IN ACTIVE REGION SLIDE DOWN THE REGION

IF (convergence\_test)

<done>

**OPT 41** 

Parallel Comp. 2012

© Erik Hagersten| user.it.uu.se/~eh


one sweep!

4 iterations in




## DRAM\_traffic(cache\_size)

Fetch Rate, i.e, fraction of mem\_ops generating DRAM traffic





## G-S, temp block Parallelism = N



Sharing of data values

Only N-fold parallelism ®


Parallel Comp. 2012


Dept of Information Technology www.it.uu.se

en| user.it.uu.se/~eh



## Problems we ran into 1 (2)





Parallel Comp. 2012

**OPT 44** 




## Problems we ran into 2 (2)

We had a loop nesting problem that the compiler optimized away

sometimes




## Running on a Multisocket






## Example: G-S, temp blocking





# Lessons Learned: Optimize cache usage BEFORE parallelizing






Erik Hagersten
Uppsala University
Sweden



## Amdahl rears his ugly head again

## Multicore/manycore:

- Many simple cores clocked moderat freq.
- But: application have serial segments...



- \* and/or serial critical sections
- \* 1000s of cores will not make much Dept of Information Techniques



## Need to introduce synchronization

Locking primitives are needed to ensure that only one process can be in the critical section:

```
LOCK(lock_variable) /* wait for your turn */
A = A + 1;
UNLOCK(lock_variable) /* release the lock*/
Critical Section
```



## **Atomic Instruction to Acquire a Lock**

#### Atomic example: test&set "TAS" (SPARC: LDSTB)

- The value at Mem(lock\_addr) loaded into the specified register
- Constant "1" atomically stored into Mem(lock\_addr) (SPARC: "FF")
- Software can determin if won (i.e., set changed the value from 0 to 1)
- Other constants could be used instead of 1 and 0

## Looks like a store instruction to the caches/memory system Implementation:

- 1. Get an exclisive copy of the cache line
- Make the atomic modification to the cached copy

### Other read-modify-write primitives can be used too

- Swap (SWAP): atomically swap the value of REG with Mem(lock\_addr)
- Compare&swap (CAS): SWAP if Mem(lock\_addr)==REG2



## Optimistic Test&Set Lock "spinlock"

Parallel Comp. 2012 Lots of traffic at lock handover!

→CS cost grows with #threads

→ Amdahl gets mad



### Queue-based lock example: Ticket


Only one thread gets excited at lock handover

→ Less traffic at lock handover!

→ ~ Constant CS cost



### Queue-based lock: CLH-lock



"Initially, each process owns one global cell, pointed to by private \*I and \*P Another global cell is pointed to by global \*L "lock variable"


- 1) Initialize the \*I flag to busy (= "1")
- 2) Atomically, make \*L point to "our" cell and make "our" \*P point where \*L's cell
- 3) Wait until \*P points to a "0"



### **NUMA:**



## NUCA: Non-uniform Comm Arch.






## Trad. chart over lock performance

on a hierarchical NUMA

(round robin scheduling)

### **Benchmark:**

for i = 1 to 10000 {
 lock(AL)
 A:= A + 1;
 unlock(AL)




Parallel Comp. 2012

Processors OPT 57



## **Introducing RH locks**







## RH locks: encourages unfairness

#### Time per lock handover


#### Node migration (%)







### Performance under contention





### Ex: Splash Raytrace Application Speedup

